

5.5V Input, 9A, Synchronous Step-Up Converter with Output Disconnect

General Description

The ET8290B is a high-efficiency, synchronous, current-mode, step-up converter with output disconnection. The ET8290B starts up from an input voltage as low as 1.9V, while providing inrush current limiting and output short-circuit protection. The integrated P-channel synchronous rectifier improves efficiency and eliminates the need for an external Schottky diode. This P-channel disconnects the output from the input during shutdown.

The 1.0MHz switching frequency allows small external components, while the internal compensation and soft-start minimize external component count. The ET8290B provides a compact solution for a 5.5V output, 3.1A load requirement, using a supply voltage down to 2.8V.

The ET8290B is available in QFN14 package.

Features


- Up to 98% Efficiency
- 1.9V to 5.5V Input Range
- Adjustable Output Voltage from 2.5V to 5.5V
- Internal Synchronous Rectifier
- 1.0MHz Fixed Switching Frequency
- 9A Typical Switch Current Limit
- 43uA Quiescent Current
- High Efficiency over Full Load Range
- Internal Soft-start and Compensation
- True Output Load Disconnect from Input
- OCP, SCP, OVP and OTP Protection
- Part No. and Package

Part No.	Package	MSL	
ET8290B	QFN14 (2mm×2mm)	1	

Application

- Battery-Powered Products
- Power Banks, Juice Packs, Battery Back-up Units
- USB Power Supply
- Consumer Electronic Accessories


Pin Configuration



Pin Function

Pin Name	Pin No.	Description
1, 2, 13	PGND	Power Ground.
		Power Switch Output. SW is the connection node of the internal NMOS switch
3, 14	SW	and synchronous switch. Connect the power inductor between SW and input
3, 14	SVV	power. Keep these PCB trace lengths as short and wide as possible to reduce
		EMI and voltage spikes.
		Output Pin. OUT is the drain of the Internal Synchronous Rectifier MOSFET.
	OUT	Bias is derived from OUT when V _{OUT} is higher than V _{IN} . PCB trace length from
4, 5, 6		OUT to the output filter capacitor(s) should be as short and wide as possible.
		OUT is completely disconnected from IN when EN is low due to the output
		disconnect feature.
7	NC	No Connect.
8	EN	Chip Enable Control Input.
		Power Supply Input. The startup bias is derived from IN. Must be locally
9, 10	IN	bypassed. Once OUT exceeds IN, bias comes from OUT. Thus, once started,
9, 10		operation is completely independent from IN. Pin 9 and 10 must be connected
		for using.
11	AGND	Analog Signal Ground.
12	FB	Voltage feedback of adjustable output voltage.

Block Diagram



Functional Description

Overview

The ET8290B is a 1MHz, synchronous step-up converter with true output disconnecting. The device features fixed-frequency current mode PWM controls for excellent line and load regulation. Internal soft-start and loop compensation simplifies the design process and minimizes external components. The internal low RDSon MOSFETs, combined with frequency stretching operation, enables the device to maintain high efficiency over a wide load current range.

Start-Up

When the IC is enabled and the voltage on the IN pin exceeds VUVLO_IN-R, the ET8290B starts up in the linear charge period. During this linear charge period, the PMOS rectifier turns on until the output capacitor is charged to VIN. The PMOS current is limited to 0.2A when VOUT is below 0.4V to avoid inrush current. While the output ramps up, the PMOS current limit also increases. This circuit also helps to limit the output current under short circuit conditions. Once the output is charged to VIN, the linear charge period elapses and the ET8290B starts switching in normal closed loop operation.

In normal operation, works in boost mode when Vo is higher than Vin+0.1V with 9A typical peak current limit.

Once the output voltage exceeds the input voltage, the ET8290B powers its internal circuits from VOUT instead of VIN.

Soft-Start

The ET8290B provides soft-start by charging an internal capacitor with a current source. This soft start voltage continues to rise, following the FB voltage, during the linear charge period. Once the linear charge period elapses, and the voltage on this capacitor is charged. The soft start capacitor is discharged completely in the event of a commanded shutdown, thermal shutdown or short circuit at the output.

Device Enable

Operation is enabled when the EN pin is switched high and placed into shutdown mode when low. In shutdown mode, the regulator stops switching and all internal control circuitry is off. The load is isolated from the input.

Power-Save Mode

The ET8290B will automatically enter power save mode (PSM) when the load decreases and resume PWM mode when the load increases. When the device goes into PSM, it lowers the switching frequency saving switching and driver losses, and switches to pulse skip mode if the load continues to decrease.

Error Amplifier

The error amplifier (EA) is an internally compensated amplifier. The EA compares the internal 0.807V reference voltage against VFB to generate an error signal. The output voltage of the ET8290B is adjusted by an external resistor divider. A voltage divider from VOUT to ground programs the output voltage via the FB pin from 2.5V to 5.5V using the equation:

Set R2 values below 51k are recommended for good stability and transient balance.

Output Disconnect

The ET8290B is designed to allow true output disconnect by eliminating body diode conduction of the internal PMOS rectifier. This allows VOUT to go to zero volts during shutdown, or isolate and maintain an external bias on VOUT. It also allows for inrush current limit at start-up, minimizing surge current seen by the input supply. To obtain the advantage of output disconnect, there must not be an external Schottky diode connected between the switch pin and VOUT.

Over Load and Short Circuit Protection

When an overload or a short circuit occurs, the output voltage will drop. If VOUT drops below VIN, the device will convert to linear charge mode. If VOUT drops below about 70% of the nominal output voltage, the ET8290B will immediately shut down and re- start after about 40µs as a new power-on cycle.

Over Voltage Protection

If V_{OUT} is higher than 5.8V, boost switching stops. This prevents over-voltage from damaging the internal power MOSFET. When the output drops below 5.7V, the device resumes switching automatically.

Thermal Shutdown

The device contains an internal temperature monitor. The switches turn off if the die temperature exceeds 150°C. The device will resume normal operation below 130°C.

Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)


Symbol	Parameters	Min	Max	Unit
Vac	SW	-0.3	6.5	V
Vos	All Other Pins	-0.3	6.5	V
V	Human Body Model (JEDEC JS-001)		±3000	V
V _{ESD}	Charged Device Model (JESD22-C101)		±1000	V
TJ	T _J Junction Temperature		+150	°C
T _{STG}	Storage Temperature	-65	+150	°C

Note: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Symbol	Parameters	MIN	MAX	Unit
V _{IN}	Supply Input Voltage Range	1.9	5.5	V
Vouт	Output Voltage Range	2.5	5.5	V
TJ	Operating Junction Temperature	-40	125	°C
T _A	Ambient Temperature	-40	85	°C

Application Circuit



Electrical Characteristics

 $V_{IN} = V_{EN} = 3.3V$, $V_{OUT} = 5V$, $T_{A} = -40$ °C to 85°C, typical values are tested at $T_{A} = 25$ °C, unless otherwise noted.


Parameters	Symbol	Condition	Min	Тур	Max	Unit	
Voltage Range							
Start Operating Input Voltage	V _{IN}		1.9		5.5	V	
		V _{EN} =V _{IN} =3.3V, V _{OUT} =5V, no load		43	57	μA	
		Measured on OUT pin, T _A =25°C		43	31	μΑ	
Quiescent Current	I_{Q_NS}	V _{EN} =V _{IN} =3.3V, V _{OUT} =5V, no load		0.3		μA	
		Measured on IN pin		0.5		μΑ	
Shutdown Current	I _{SD}	V _{EN} =V _{OUT} =0V, Measured on		0.1	1	μΑ	
Chataown Carront	.20	IN pin, T _A =25°C		0.1			
IN UVLO Rising Threshold	$V_{\text{UVLO INR}}$	V _{IN} Rising T _A =25°C	1.6	1.7	1.8	V	
IN UVLO Falling Threshold	$V_{\text{UVLO INF}}$	V _{IN} Falling, V _{OUT} =5V		800		mV	
Step-up Converter							
Operation Frequency	F _{sw}	T _A =25°C	0.8	1	1.2	MHz	
Operation requeitcy	' SW	-40°C≤T _A ≤85°C	0.7	1	1.3	IVII IZ	
Foodbook Voltage	V_{FB}	T _A =25°C	795	807	819	mV	
Feedback Voltage		-40°C≤T _A ≤85°C	791	807	823	IIIV	
Feedback Input Current	I _{FB}	V _{FB} =850mV		1	50	nA	
NMOS On-Resistance	R _{NDSON}			16		mΩ	
NMOS Leakage Current	I _{NLK}	Vsw=5V		100		nA	
PMOS On-Resistance	R_{PDSON}			21		mΩ	
PMOS Leakage Current	I_{PLK}	Vsw=5V, Vout=0V		0.1		μΑ	
Maximum Duty Cycle	D _{MAX} (1)		90	95		%	
Linear Charge Current Limit	I _{CH_LIMIT}	V _{OUT} ≤0.4V		0.2		Α	
PMOS Valley Current Limit	I _{LIMIT2}	Duty=44%, V _{IN} =2.8V, V _{OUT} =5V		9.0		Α	
Logic Interface							
High-Level Voltage	V_{ENH}		1.2			V	
Low-Level Voltage	V _{ENL}				0.35	V	
Input Current	I _{EN}	Connect to V _{IN}		10		nA	
Protection							
Thermal Shutdown	T _{SHDN} (1)			150		°C	
Over Temperature Hysteresis	T _{HYS} ⁽¹⁾			20		°C	

Note1: Not production tested, design assurance.

Typical Characteristics

 $V_{IN} = 3.3V$, $V_{OUT} = 5V$, L = 1.5uH, $T_A = 25$ °C, unless otherwise noted.

Figure 5. Load Regulation




7 Rev 1.1

Figure 6. Efficiency vs. Load Current


Typical Characteristics (continued)

 V_{IN} = 3.3V, V_{OUT} = 5V, L = 1.5uH, T_A = 25 °C, unless otherwise noted.




Typical Characteristics (continued)

 V_{IN} = 3.3V, V_{OUT} = 5V, L = 1.5uH, T_A = 25 °C, unless otherwise noted.



Package Dimension

QFN14



COMMON DIMENSIONS

(UNITS OF MEASURE=MILLIMETER)

CVARDOL MINI NOM MAY					
SYMBOL	MIN	NOM	MAX		
Α	0.80	0.75	0.8		
A1	0	0.02	0.05		
A2	ı	0.55	ı		
A3		0.203 REF			
b	0.2	0.25	0.3		
b1		0.18 REF			
D	2 BSC				
Е	2 BSC				
D1	0.65	0.7	0.75		
E1	0.11 0.16 0.21				
D2	0.65 0.7 0.75				
E2	0.15 0.2 0.25				
е	0.5 BSC				
L	0.3 0.35 0.4				
k	0.3 REF				
k1	0.3 REF				
K2	0.32 REF				





89B - Part Number

XXXX - Tracking Number

Revision History and Checking Table

Version	Date	Revision Item	Modifier	Function & Spec Checking	Package & Tape Checking
1.0	2024-08-29	Official Version	Chenlj	Gexj	Liujy
1.1	2025-01-03	Update EC table	wuhs	Gexj	Liujy