

Adjustable Voltage Monitor

General Description

The ET3895 low power voltage detector provides monitoring of battery, power-supply, and regulated system voltages. The device is a very small supervisory circuit that monitors voltages greater than 500mV with a 0.25% (typical) threshold accuracy and offers adjustable delay time using external capacitors.

The ET3895 also has a logic enable pin EN to power on and off the output. When the input voltage pin (IN) rises above the threshold, and the EN pin is high, then the output pin OUT goes high after the capacitor-adjustable delay time. When IN falls below the threshold or EN is low, then OUT goes low.

The ET3895 is available in ultra-small μ DFN6 package and is fully specified for the temperature range of $T_A = -40^{\circ}\text{C}$ to 85°C .

Features

- Adjustable Threshold Down to 500mV
- Operate from V_{CC} of 1.7V to 6.5V
- Threshold Accuracy: 1% Over Temperature
- Capacitor-Adjustable Delay Time
- Low Quiescent Current is 6 μ A Typical
- External Enable Input
- Temperature Range from -40°C to 85°C
- Package Information:

Part No.	Package	MSL
ET3895	μ DFN6(1.45 mm \times 1.00 mm)	Level 1

Application

- Automotive
- DSPs, Microcontrollers and Microprocessors
- Notebook and Desktop Computers
- PDAs and Handheld Products
- Portable and Battery-Powered Products
- Medical Equipment
- FPGAs and ASICs

ET3895

Pin Configuration





Figure1. TOP VIEW

Pin Function

Pin No.	Pin Name	I/O	Pin Function
1	EN	I	Active high input. Driving EN low immediately makes OUT go low, drive EN high to make OUT go high after the capacitor-adjustable delay time or 0.2μs (P version), independent of $V_{(IN)}$. With $V_{(IN)}$ already above V_{TH} .
2	GND	-	Ground Pin.
3	IN	I	This pin is connected to the voltage that is monitored with the use of an external resistor. The output asserts after the capacitor-adjustable delay time when $V_{(IN)}$ rises above 0.5V and EN is asserted. The output deasserts after a minimal propagation delay (16μs) when $V_{(IN)}$ falls below $V_{TH} - V_{HYS}$.
4	OUT	O	OUT is an push-pull output that is immediately driven low after $V_{(IN)}$ falls below $(V_{TH} - V_{HYS})$ or EN input is low. OUT goes high after the capacitor-adjustable delay time when $V_{(IN)}$ is greater than V_{TH} and the EN pin is high.
5	CT	I	Capacitor-adjustable delay. The CT pin offers a user-adjustable delay time. Connecting this pin to a ground referenced capacitor sets the delay time for IN rising above CT 0.5V to OUT asserting (or EN asserting to OUT asserting). $t_{pd(r)}(s) = [C_{CT}(\mu F) \times 4] + 40\mu s$
6	VCC	-	Power supply input. Connect a 1.7V to 6.5V supply to VCC to power the device. It is good analog design practice to place a 0.1μF ceramic capacitor close to this pin.

ET3895

Block Diagram



Operation and Application Description

The ET3895 is a ultra-small supervisory circuits. When the IN pin rises above 0.5V and the enable input is asserted (EN=high) , the output asserts (OUT goes high) after the capacitor-adjustable delay time. The IN pin can be set to any voltage threshold above 0.5V using an external resistor divider. A broad range of output delay times and voltage thresholds can be supported, allowing these devices to be used in wide array of applications.

Feature Description

The ET3895 provide push-pull outputs. The logic high level of the outputs is determined by the VCC pin voltage. With this configuration, pull-up resistors are not required and some board area can be saved. However, all the interface logic levels must be examined. All the OUT connections must be compatible with the VCC pin logic level.

The OUT outputs are defined for a VCC voltage higher than 0.8VCC. [Table 1](#) are truth tables that describe how the outputs are asserted or de-asserted. When the conditions are met, the device changes state from de-asserted to asserted after a preconfigured delay time. However, the transitions from asserted to de-asserted are performed almost immediately with minimal propagation delay of 16 us (typical).

Conditions		Output	Status
EN = Low	IN < V _{TH}	OUT= Low	Output not asserted
EN = High	IN < V _{TH}	OUT= Low	Output not asserted
EN = High	IN > V _{TH}	OUT = High	Output asserted after delay
EN = Low	IN > V _{TH}	OUT = Low	Output not asserted

Table 1. ET3895 Truth Table

ET3895

Input Pin (IN)

The IN input pin allows any system voltage above 0.5V to be monitored. If the voltage at the IN pin exceeds V_{TH} , and provided that the enable pin is asserted (EN=high), then the output is asserted after the capacitor-adjustable delay time elapses. When the voltage at the IN pin drops below $(V_{TH} - V_{HYS})$, then the output is de-asserted. The comparator has a built-in hysteresis to ensure smooth output assertions and de-assertions. Although not required in most cases, for extremely noisy applications, it is good analog design practice to place a 1nF to 10nF bypass capacitor at the IN input in order to reduce sensitivity to transients and layout parasitics.

The ET3895 monitor the voltage at IN with the use of external resistor divider, as shown in [Figure 3](#).




Figure 3. Using ET3895 to Monitor User-Defined Threshold Voltage

The target threshold voltage can be calculated by using [Equation1](#):

$$V_{TARGET} = (1 + R1/R2) \times 0.5 (V) \quad (1)$$

When the input voltage (V_{IN}) is greater than V_{TARGET} , then the output is asserted, provided that the enable pin is asserted (EN=high). R1 and R2 can have high values ($>100k\Omega$) to minimize current consumption as a result of a low IN input current without adding significant error to the resistive divider.

Enable Pin (EN)

The enable input allows an external logic signal from other processors, logic circuits, and/or discrete sensors to turn on or turn off the output. Driving EN low forces OUT to go low. The 0.4V (maximum) low and 1.4V (minimum) high allow EN to be driven with a 1.5V or greater system supply.

ET3895 devices with $V_{IN} > V_{TH}$, driving EN high makes OUT go high after the capacitor-adjustable delay time.

Output Pin (OUT)

In a typical ET3895 application, the OUT outputs are connected to a reset/enable input of the processor (DSP, CPU, FPGA, ASIC, and so on) or connected to the enable input of a voltage regulator.

Output Delay Time Pin (CT)

To program a user-defined, adjustable delay time, an external capacitor must be connected between the CT pin and GND. If the CT pin is left open, there will be a delay of 40 μ s. The adjustable delay time can be calculated through [Equation 2](#):

$$t_{pd(r)}(s) = [C_{CT}(\mu F) \times 4] + 40\mu s \quad (2)$$

The reset delay time is determined by the time it takes an on-chip, precision 310nA current source to charge the external capacitor to 1.24V. When $IN > V_{TH}$ and with EN high, the internal current sources are enabled and begin to charge the external capacitors. When the CTn voltage on a capacitor reaches 1.24V, the corresponding OUT is asserted. Note that a low-leakage type capacitor (such as ceramic) should be used, and that stray capacitance around this pin may cause errors in the reset delay time.

The more precise of delay time can be calculated through [Equation 3](#):

$$t_{pd(r)}(s) = [C_{CT}(\mu F) \times 4] * (310nA/I_{CT}) * (V_{CT}/1.24) + 40\mu s \quad (3)$$

I_{CT} is the CT pin charge current;

V_{CT} is the CT pin comparator threshold voltage.

Immunity To IN Pin Voltage Transients

The ET3895 is relatively immune to short negative transients on the IN pin. Sensitivity to transients depends on threshold overdrive.

Device Functional Modes

- Normal Operation ($V_{CC} > V_{CC(min)}$)

When the voltage on V_{CC} is greater than $V_{CC(min)}$, the output corresponds to the voltages on the V_{CC} and EN pins relative to V_{TH} .

- Below $V_{CC} (min)$ ($V_{POR} < V_{CC} < V_{CC(min)}$)

When the voltage on V_{CC} is less than $V_{CC(min)}$ but greater than the power-on reset voltage (V_{POR}), the output is de-asserted (OUT is low).

- Below Power-On Reset ($V_{CC} < V_{POR}$)

When the voltage on V_{CC} is lower than the power-on reset voltage (V_{POR}), the output is undefined. Do not rely on the output for proper device function under this condition.

PCB Layout Guide

Follow these guidelines to lay out the printed-circuit-board (PCB) that is used for the ET3895.

Place the V_{CC} decoupling capacitor close to the device.

Avoid using long traces for the V_{CC} supply node. The VCC capacitor (C_{VCC}), along with parasitic inductance from the supply to the capacitor, can form an LC tank and create ringing with peak voltages above the maximum V_{CC} voltage.

ET3895

Power Supply Recommendations

These devices are designed to operate from an input supply with a voltage range from 1.7V to 6.5V. Though not required, it is good analog design practice to place a 0.1uF ceramic capacitor close to the VCC pin.

Single-Rail Monitoring

The ET3895 can be used to monitor the supply rail for devices such as digital signal processors (DSPs), central processing units (CPUs), or field-programmable gate arrays (FPGAs). The downstream device is enabled by the ET3895 once the voltage on the IN pin (V_{IN}) is above the threshold voltage (V_{TH}) set by the resistor divider. The downstream device is disabled by the ET3895 when V_{IN} falls below the threshold voltage minus the hysteresis voltage ($V_{TH} - V_{HYS}$).

Design Requirements

The ET3895 must drive the enable pin of devices using a logic-high signal to signify that the supply voltage is above the minimum operating voltage of the device.

Detailed Design Procedure

Select R1 and R2 so the voltage at IN (V_{IN}) is above the positive-going threshold voltage (V_{TH}) at the supply voltage required for proper device operation (that is, proper operation of the DSP, CPU, FPGA, and so on). Also, ensure that the current that flows from the supply voltage to ground through the resistor divider is at least 100 times larger than the input current (I_{IN}).

If an output delay time is required, connect a capacitor from CT to GND; see the Output Delay Time Pin (CT) section for more information. If no CT cap is connected, the delay time is 40us.

ET3895

Absolute Maximum Ratings

Parameter	Rating	Unit
VCC,EN (push-pull) Voltage	-0.3 to 7.0	V
CT ,OUT Voltage	-0.3 to V _{CC} + 0.3	V
OUT Current	-10 to 10	mA
Power Dissipation	200	mW
Package Thermal Resistance (θ_{JA})	250	°C/W
Operating Junction Temperature	-40 to 150	°C
Storage Temperature	-65 to 150	°C

Recommended Operating Conditions

Characteristic	Symbol	Min	Max	Unit
Input supply voltage	V _{CC}	1.65	6.5	V
EN pin voltage	V _{EN}	0	6.5	V
IN pin voltage	V _{IN}	0	6.5	V
OUT pin voltage	V _{OUT}	0	V _{CC}	V
OUT pin current	I _{OUT}	0.0003	1	mA

ET3895

Electrical Characteristics

V_{CC} =1.7V to 6.5V, T_A = -40°C to +85°C, unless otherwise specified.

Typical values are at V_{CC} = 3.3V and T_A = +25°C

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
V_{CC}	Operating voltage range	T_A = 0°C to 85°C	1.65		6.5	V
V_{POR}	Power-on reset voltage	$V_{OL(MAX)} = 0.2V$, $I_{OUT} = 15\mu A$			1	V
I_{CC}	Supply current (into VCC pin)	$V_{CC} = 3.3V$, no load		5.5	11	μA
		$V_{CC} = 6.5V$, no load		6.5	11	
V_{TH}	Positive-going input threshold voltage	V_{IN} rising	0.495	0.500	0.505	V
V_{HYS}	Hysteresis voltage	V_{IN} falling		3		mV
I_{IN}	Input current	$V_{IN} = 0V$ or V_{CC}	-15		15	nA
I_{CT}	CT pin charge current		260	310	350	nA
V_{CT}	CT pin comparator threshold voltage		1.18	1.23	1.28	V
R_{CT}	CT pin pull-down resistance			200		Ω
V_{IL}	EN Low-level input voltage				0.4	V
V_{IH}	EN High-level input voltage		1.4			V
V_{UVLO}	Under-voltage Lockout	V_{CC} falling	1.3		1.7	V
I_{LEAK}	Leakage current	EN= GND	-100		100	nA
V_{OL}	Low-level output voltage	$V_{CC} \geq 2.25V$, $I_{sink} = 0.5mA$			0.3	V
		$V_{CC} \geq 4.5V$, $I_{sink} = 1mA$			0.4	
V_{OH}	High-level output voltage	$V_{CC} \geq 2.25V$, $I_{source} = 0.5mA$	$0.8V_{CC}$			V
		$V_{CC} \geq 4.5V$, $I_{source} = 1mA$	$0.8V_{CC}$			

ET3895

Timing Requirements

$V_{CC}=1.7V$ to $6.5V$, $T_A=-40^{\circ}C$ to $+85^{\circ}C$, unless otherwise specified.

Typical values are at $V_{CC} = 3.3V$ and $T_A = +25^{\circ}C$

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
$t_{pd(r)}$	IN (rising) to IN-OUT propagation delay	$V_{(IN)}$ rising, $C_{(CT)}=open$		40		us
		$V_{(IN)}$ rising, $C_{(CT)}=0.047\mu F$		190		ms
$t_{pd(f)}$	IN (falling) to IN-OUT propagation delay	$V_{(IN)}$ falling		16		us
t_{star}	Start-up delay ⁽¹⁾			50		us
t_w	EN pin minimum pulse duration		1			us
	EN pin glitch rejection			100		ns
$t_{d(OFF)}$	EN to IN-OUT delay time (output disabled)	EN de-asserted to output de-asserted		200		ns
$t_{d(A)}$	EN to IN-OUT delay time	EN asserted to output asserted delay, $C_{(CT)} = open$		20		us
		EN asserted to output asserted delay, $C_{(CT)} = 0.047\mu F$		190		ms

Notes:

1. During power on, V_{CC} must exceed $1.7V$ for at least $50\mu s$ (plus propagation delay time, $t_{pd(r)}$) before output is in the correct state.

2. $t_{pd(r)}$ decreases with the increase of V_{CC} , the typical characteristics are shown in the following table 2:

($T_A = +25^{\circ}C$, $C_{CT}=0.1\mu F$)

V_{CC}	1.7V	2V	2.5V	3V	3.5V	4V	4.5V	5V	5.5V	6V	6.5V
$t_{pd(r)}$	407ms	406ms	405ms	405ms	405ms	405ms	404ms	402ms	397ms	386ms	370ms

Table 2. ET3895 $t_{pd(r)}$ vs V_{CC}

ET3895

Timing Diagram




Figure 4. ET3895 Timing

Application Circuits





Figure 5. ET3895 Typical Application

ET3895

Package Dimension



COMMON DIMENSIONS
(UNITS OF MEASURE=MILLIMETER)

SYMBOL	MIN	NOM	MAX
A	0.45	0.5	0.55
A1	0.02REF		
A3	0.152REF		
b	0.15	0.2	0.25
D	0.9	1	1.1
E	1.35	1.45	1.55
e	0.5BSC		
K	0.3REF		
K1	0.25REF		
L	0.224	0.3	0.376
L1	0.274	0.35	0.426

ET3895

Revision History and Checking Table

Version	Date	Revision Item	Modifier	Function & Spec Checking	Package & Tape Checking
1.0	2016-03-15	Original Version	Liu Yi Guo	Zhu Jun Li	Zhu Jun Li
1.1	2016-08-25	Make dimension package with \pm tolerance	Liu Yi Guo	Zhu Jun Li	Zhu Jun Li
1.2	2017-04-18	Updated 'the EN pin is low' to 'the EN pin is high'	Liu Yi Guo	Zhu Jun Li	Zhu Jun Li
1.3	2017-04-19	Add tpd(r) decreases with the increase of VCC and Equation 3	Liu Yi Guo	Zhu Jun Li	Zhu Jun Li
1.4	2020-03-23	Document check and formalize	Shib	Liu jy	Liu jy
1.5	2023-11-25	Update Typeset	Huyt	Huyt	Liu jy