

# I<sup>2</sup>C Controlled , 5A Single Cell Battery Charger with PD PHY

## General Description

The ET95251 is a highly-integrated 5A switch-mode battery charge management and system power path management device for single cell Li-Ion and Li-polymer battery. The devices support high input voltage fast charging. The low impedance power path optimizes switch-mode operation efficiency, reduces battery charging time and extends battery life during discharging phase.

The device family is available in WQFN24, 4mmx4mm package.

## Features

- High Efficiency 5A, 1.5MHz Switch Mode Buck Charge
  - 93% Charge Efficiency at 2A and 91% Charge Efficiency at 3A Charge Current
  - Optimize for High Voltage Input (9V / 12V)
  - Low Power PFM mode for Light Load Operations
- USB On-the-Go (OTG) with Adjustable Output from 4.5V to 5.5V
  - Selectable 500kHz / 1.5MHz Boost Converter with up-to 2.4A Output
  - 93% Boost Efficiency at 5V at 1A Output
  - Accurate Current Limit Mode Overcurrent Protection
  - Support down-to 2.5V Battery
  - Support PWM only or PFM/PWM control for Light Load Efficiency
- Supported BC1.2, PD 3.1, QC except Fast Role Swap Function
- Single Input to Support USB Input and Adjustable High Voltage Adapters
  - Support 3.9V to 14V Input Voltage Range
  - Input Current Limit (100mA to 3.1A with 50mA resolution) to Support USB2.0, USB3.0 standard and High Voltage Adapters
  - Maximum Power Tracking by Input Voltage Limit up-to 14V for Wide Range of Adapters
  - Auto Detect USB SDP, CDP, DCP, and Non-standard Adapters
- Resistance Compensation (IRCOMP) from Charger Output to Cell Terminal
- Highest Battery Discharge Efficiency with 16mΩ Battery Discharge MOSFET up to 13 A
- Integrated ADC for System Monitor (Voltage, Temperature, Charge Current)
- Narrow VDC (NVDC) Power Path Management
  - Instant-on Works with No Battery or Deeply Discharged Battery
  - Ideal Diode Operation in Battery Supplement Mode
- Flexible Autonomous and I<sup>2</sup>C Mode for Optimal System Performance
- BATFET Control to Support Ship Mode

# ET95251

- High Integration includes all MOSFETs, Current Sensing and Loop Compensation
- 8uA Low Battery Leakage Current to Support Ship Mode
- High Accuracy
  - $\pm 0.5\%$  Charge Voltage Regulation
  - $\pm 5\%$  Charge Current Regulation
  - $\pm 7.5\%$  Input Current Regulation
- Safety
  - Battery Temperature Sensing for Charge and Boost Mode
  - Thermal Regulation and Thermal Shutdown


## Application

- Smart Phone
- Tablet PC
- Portable Internet Devices
- Electronic Vape
- IPC

## Device Information

PART NUMBER	PACKAGE	BODY SIZE(NOM)	MSL
ET95251	WQFN24	4.00mm x 4.00mm	Level 3

## Pin Configuration



# ET95251

## PIN Function

PIN		TYPE <sup>(1)</sup>	DESCRIPTION
NAME	No.		
VBUS	1	P	Charger Input Voltage. The internal n-channel reverse block MOSFET (RBFET) is connected between VBUS and PMID with VBUS on source. Place a 1uF ceramic capacitor from VBUS to PGND and place it as close as possible to IC.
D+	2	AIO	Positive line of the USB data line pair. D+/D- based USB host/charging port detection. The detection includes data contact detection (DCD), primary and secondary detection in BC1.2, and Adjustable high voltage adapter. The pin can be configured as output driver by DP_DAC register bits when input source is plugged-in or during OTG mode.
D-	3	AIO	Negative line of the USB data line pair. D+/D- based USB host/charging port detection. The detection includes data contact detection (DCD), primary and secondary detection in BC1.2, and Adjustable high voltage adapter. The pin can be configured as output driver by DM_DAC register bits when input source is plugged-in or during OTG mode.
STAT	4	DO	Open drain charge status output to indicate various charger operation. Connect to the pull up rail via 10kΩ resistor. LOW indicates charge in progress. HIGH indicates charge complete or charge disabled. When any fault condition occurs, STAT pin blinks in 1Hz. The STAT pin function can be disabled when STAT_DIS bit is set.
SCL	5	DI	I <sup>2</sup> C Interface clock. Connect SCL to the logic rail through a 10kΩ resistor.
SDA	6	DIO	I <sup>2</sup> C Interface data. Connect SDA to the logic rail through a 10kΩ resistor.
INT	7	DO	Open drain Interrupt Output. Connect the INT to a logic rail via 10kΩ resistor. The INT pin sends active low, 256us pulse to host to report charger device status and fault.
TS	8	DI	Temperature qualification voltage input. Connect a negative temperature coefficient thermistor. Program temperature window with a resistor divider from REGN to TS to GND. Charge suspends when either TS pin is out of range. Recommend 103AT-2 thermistor.
CC1	9	AI	Type-C Connector Configuration Channel Pin1.
CO1	10	AO	Power Delivery signal transmission Channel Pin1.
CC2	11	AI	Type-C Connector Configuration Channel Pin2.
CO2	12	AO	Power Delivery signal transmission Channel Pin2.
BAT	13	P	Battery connection point to the positive terminal of the battery pack. The internal BATFET is connected between BAT and SYS. Connect a 10uF closely to the BAT pin.
	14		
SYS	15	P	System connection point. The internal BATFET is connected between BAT and SYS. When the battery falls below the minimum system voltage, switch-mode converter keeps SYS above the minimum system voltage. Connect a 20uF closely to the SYS pin.
	16		

# ET95251

## PIN Function(Continued)

PIN		TYPE	DESCRIPTION
NAME	No.		
PGND	17	P	Power ground connection for high-current power converter node. Internally, PGND is connected to the source of the n-channel LSFET. On PCB layout, connect directly to ground connection of input and output capacitors of the charger. A single point connection is recommended between power PGND and the analog GND near the IC PGND pin.
	18		
SW	19	P	Switching node connecting to output inductor. Internally SW is connected to the source of the n-channel HSFET and the drain of the n-channel LSFET. Connect the 0.047uF bootstrap capacitor from SW to BTST.
	20		
BTST	21	P	PWM high side driver positive supply. Internally, the BTST is connected to the anode of the boost-strap diode. Connect the 0.047uF bootstrap capacitor from SW to BTST.
REGN	22	P	PWM low side driver positive supply output. Internally, REGN is connected to the cathode of the boost-strap diode. Connect a 4.7uF (10 V rating) ceramic capacitor from REGN to analog GND. The capacitor should be placed close to the IC. REGN also serves as bias rail of TS pin.
PMID	23	DO	Connected to the drain of the reverse blocking MOSFET (RBFET) and the drain of HSFET. Given the total input capacitance, put 1uF on VBUS to PGND, and the rest capacitance on PMID to PGND.
DSEL	24	DO	Active high D+/D- multiplexers selection control. Connect a 47nF (6V rating) ceramic capacitor from DSEL to analog GND. The pin is normally low. During input source type detection, the pin drives high to indicate the device D+/D- detection is in progress and needs to take control of D+, D- signals. When detection is completed, the pin keeps high when DCP, MaxCharge or HVDCP is detected. The pin returns to low when other input source type is detected.
Termal Pad	—	P	Exposed pad beneath the IC for heat dissipation. Always solder PowerPAD Pad to the board, and have vias on the PowerPAD plane star-connecting to PGND and ground plane for high-current power converter.

**NOTE1:** DI (Digital Input), DO (Digital Output), DIO (Digital Input/Output), AI (Analog Input), AO (Analog Output), AIO (Analog Input/Output)

# ET95251

## Absolute Maximum Ratings<sup>(2)</sup>

Over operating free-air temperature range (unless otherwise noted)

Parameters		MIN	MAX	VALUE
Voltage range (with respect to GND)	VBUS (converter not switching)	-0.3	22	V
	PMID (converter not switching)	-0.3	22	V
	STAT	-0.3	20	V
	DSEL	-0.3	7	V
	BTST	-0.3	20	V
	SW	-2	16	V
	SW (peak for 10 ns duration)	-2	16	V
	BAT, SYS (converter not switching)		6	V
	SDA, SCL, INT, REGN, TS		7	V
	CC1,CC2		30	V
	CO1,CO2		30	V
	D+,D-	-0.3	7	V
	BTST to SW	-0.3	7	V
	PGND to GND	-0.3	0.3	V
Output sink current	INT,STAT		6	mA
	DSEL		2	mA
T <sub>J</sub>	Junction temperature	-40	150	°C
T <sub>STG</sub>	Storage temperature range	-65	150	°C

**NOTE2:** Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltage values are with respect to the network ground terminal unless otherwise noted.

## ESD Ratings

			VALUE	UNIT
V <sub>ESD</sub>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(3)</sup>	±2000	V
		Charged device model (CDM), per JEDEC specification, JESD22-C101 <sup>(4)</sup>	±250	V

**NOTE3:** JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

**NOTE4:** JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

# ET95251

## Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
V <sub>IN</sub>	Input voltage	3.9		14.5 <sup>(5)</sup>	V
I <sub>IN</sub>	Input current (VBUS)			3.1	A
I <sub>SYS</sub>	Output current (SW)			5	A
V <sub>BAT</sub>	Battery voltage			4.608	V
I <sub>BAT</sub>	Fast charging current			5	A
	Discharging current with internal MOSFET			Up to 10 (continuous)	A
				13 (peak) (Up to 1s duration)	A
T <sub>A</sub>	Operating free-air temperature range	-40		85	°C

**NOTE5:** The inherent switching noise voltage spikes should not exceed the absolute maximum rating on either the BTST or SW pins. A tight layout minimizes switching noise.

## Thermal Information

THERMAL METRIC <sup>(6)</sup>		ET95251	UNIT
		WQFN24	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	31.8	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	27.9	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	8.7	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	0.3	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	8.7	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	2.0	°C/W

**NOTE6:** For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

# ET95251

## Electrical Characteristics

$V_{VBUS\_UVLOZ} < V_{VBUS} < V_{ACOV}$  and  $V_{VBUS} > V_{BAT} + V_{SLEEP}$ ,  $T_J = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  and  $T_J = 25^{\circ}\text{C}$  for typical values (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
<b>QUIESCENT CURRENTS</b>						
$I_{BAT}$	Battery discharge current (BAT, SW, SYS) in buck mode	$V_{BAT} = 4.2\text{ V}$ , $V_{(VBUS)} < V_{(UVLO)}$ , leakage between BAT and VBUS			5	$\mu\text{A}$
		High-Z mode, no VBUS, BATFET disabled (REG09[5]=1), battery monitor disabled, $T_J < 85^{\circ}\text{C}$		8	16	$\mu\text{A}$
		High-Z mode, no VBUS, BATFET enabled (REG09[5]=0), battery monitor disabled, $T_J < 85^{\circ}\text{C}$		35	70	$\mu\text{A}$
$I_{(VBUS\_HIZ)}$	Input supply current (VBUS) in buck mode when High-Z mode is enabled	$V_{(VBUS)} = 5\text{ V}$ , High-Z mode, $V_{BAT} > 3.5\text{ V}$ , battery monitor disabled		37	74	$\mu\text{A}$
		$V_{(VBUS)} = 12\text{ V}$ , High-Z mode, $V_{BAT} > 3.5\text{ V}$ , battery monitor disabled		43	86	$\text{mA}$
$I_{(VBUS)}$	Input supply current (VBUS) in buck mode	$V_{BUS} > V_{(UVLO)}$ , $V_{BUS} > V_{BAT}$ , converter not switching		1.5	3	$\text{mA}$
		$V_{BUS} > V_{(UVLO)}$ , $V_{BUS} > V_{BAT}$ , converter switching, $V_{BAT} = 3.2\text{ V}$ , $I_{SYS} = 0\text{ A}$		3		$\text{mA}$
		$V_{BUS} > V_{(UVLO)}$ , $V_{BUS} > V_{BAT}$ , converter switching, $V_{BAT} = 3.8\text{ V}$ , $I_{SYS} = 0\text{ A}$		3		$\text{mA}$
$I_{(BOOST)}$	Battery discharge current in boost mode	$V_{BAT} = 4.2\text{ V}$ , boost mode, $I_{(VBUS)} = 0\text{ A}$ , converter switching		2		$\text{mA}$
<b>VBUS/BAT POWER UP</b>						
$V_{(VBUS\_OP)}$	VBUS operating range		3.9		14.5	$\text{V}$
$V_{(VBUS\_UVLOZ)}$	VBUS for active I <sup>2</sup> C, no battery		3.5			$\text{V}$
$V_{(SLEEP)}$	Sleep mode falling threshold		10	100	200	$\text{mV}$
$V_{(SLEEPZ)}$	Sleep mode rising threshold		100	250	400	$\text{mV}$
$V_{(ACOV)}$	VBUS over-voltage rising threshold			14.5		$\text{V}$
	VBUS over-voltage falling hysteresis			300		$\text{mV}$

# ET95251

## Electrical Characteristics(Continued)

$V_{VBUS\_UVLOZ} < V_{VBUS} < V_{ACOV}$  and  $V_{VBUS} > V_{BAT} + V_{SLEEP}$ ,  $T_J = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  and  $T_J = 25^{\circ}\text{C}$  for typical values (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{BAT(UVLOZ)}$	Battery for active I <sup>2</sup> C, no VBUS		2.6		V
$V_{BAT(DPL)}$	Battery depletion falling threshold	2.2	2.4	2.6	V
$V_{BAT(DPLZ)}$	Battery depletion rising threshold	2.4	2.6	2.8	V
$V_{(VBUSMIN)}$	Bad adapter detection threshold		3.8		V
$I_{(BADSRC)}$	Bad adapter detection current source		30		mA
<b>POWER-PATH MANAGEMENT</b>					
$V_{SYS}$	Typical system regulation voltage	$I_{(SYS)}=0\text{A}, V_{BAT}>V_{SYS(MIN)}, \text{BATFET Disabled (REG09[5]=1)}$		$V_{BAT}+75\text{mV}$	V
		$I_{(SYS)}=0\text{A}, V_{BAT}<V_{SYS(MIN)}, \text{BATFET Disabled (REG09[5]=1)}$		$V_{SYS(MIN)}+150\text{mV}$	V
$V_{SYS(MIN)}$	Minimum DC system voltage output	$V_{BAT}< V_{SYS(MIN)}, \text{SYS\_MIN} = 3.5\text{V (REG03[3:1]=101)}, I_{SYS} = 0\text{A}$	3.5	3.65	V
$V_{SYS(MAX)}$	Maximum DC system voltage output	$V_{BAT} = 4.4\text{V}, \text{SYS\_MIN} = 3.5\text{V (REG03[3:1]=101)}, I_{SYS} = 0\text{A}$		4.475	V
$R_{ON(RBFET)}$	Top reverse blocking MOSFET(RBFET) on-resistance between VBUS and PMID	$T_J = 25^{\circ}\text{C}$		35	mΩ
$R_{ON(HSFET)}$	Top switching MOSFET (HSFET) on-resistance between PMID and SW	$T_J = 25^{\circ}\text{C}$		30	mΩ
$R_{ON(LSFET)}$	Bottom switching MOSFET (LSFET) on-resistance between SW and GND	$T_J = 25^{\circ}\text{C}$		30	mΩ
$V_{(FWD)}$	BATFET forward voltage in supplement mode	BAT discharge current 10 mA		40	mV
$V_{BAT(GD)}$	Battery good comparator rising threshold	$V_{BAT}$ rising		3.5	V
$V_{BAT(GD\_HYST)}$	Battery good comparator falling threshold	$V_{BAT}$ falling		100	mV

# ET95251

## Electrical Characteristics(Continued)

$V_{VBUS\_UVLOZ} < V_{VBUS} < V_{ACOV}$  and  $V_{VBUS} > V_{BAT} + V_{SLEEP}$ ,  $T_J = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  and  $T_J = 25^{\circ}\text{C}$  for typical values (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
<b>BATTERY CHARGER</b>							
$V_{BAT(REG\_RANGE)}$	Typical charge voltage range	3.84		4.608	V		
$V_{BAT(REG\_STEP)}$	Typical charge voltage step		8		mV		
$V_{BAT(REG)}$	Charge voltage resolution accuracy	$V_{BAT} = 4.208\text{ V}$ (REG06[7:2]=010111), $T_J = 25^{\circ}\text{C}$		-0.50	0.50	%	
$I_{(CHG\_REG\_RANGE)}$	Typical fast charge current regulation range	0		5056	mA		
$I_{(CHG\_REG\_STEP)}$	Typical fast charge current regulation step		64		mA		
$I_{(CHG\_REG\_ACC)}$	Fast charge current regulation accuracy	$V_{BUS}=5\text{V}$ , $V_{BAT} = 3.8\text{ V}$ , $I_{CHG} = 128\text{mA}$ , $T_J = 25^{\circ}\text{C}$		90	166	mA	
		$V_{BUS}=5\text{V}$ , $V_{BAT}= 3.8\text{ V}$ , $I_{CHG} = 256\text{ mA}$ $T_J = 25^{\circ}\text{C}$		205	307	mA	
		$V_{BUS}=5\text{V}$ , $V_{BAT}= 3.8\text{ V}$ , $I_{CHG}=2048\text{ mA}$ $T_J = 25^{\circ}\text{C}$		-5	5	%	
$V_{BAT(LOWV)}$	Battery LOWV falling threshold	Fast charge to precharge, BATLOWV (REG06[1]) = 1		2.75	2.85	3.05	V
	Battery LOWV rising threshold	Precharge to fast charge, BATLOWV (REG06[1])=1		3	3.15	3.3	V
$I_{(PRECHG\_RANGE)}$	Precharge current range	64		1024	mA		
$I_{(PRECHG)}$	Precharge current	$V_{BAT}=2.6\text{ V}$ , $I_{PRECHG} = 256\text{ mA}$		231	281	mA	
$I_{(TERM\_RANGE)}$	Termination current range	64		1024	mA		
$I_{(TERM)}$	Termination current	$I_{TERM} = 128\text{ mA}$ , $I_{CHG} \leq 1344\text{ mA}$ , $V_{REG}=4.208\text{V}$ , $T_J = 25^{\circ}\text{C}$			128	mA	
		$I_{TERM} = 128\text{ mA}$ , $I_{CHG} > 1344\text{ mA}$ , $V_{REG}=4.208\text{V}$ , $T_J = 25^{\circ}\text{C}$		90	166	mA	
		$I_{TERM} = 256\text{ mA}$ , $I_{CHG} \leq 1344\text{ mA}$ , $V_{REG}=4.208\text{V}$ , $T_J = 25^{\circ}\text{C}$			256	mA	
		$I_{TERM} = 256\text{ mA}$ , $I_{CHG} > 1344\text{ mA}$ , $V_{REG}=4.208\text{V}$ , $T_J = 25^{\circ}\text{C}$		192	320	mA	
$V_{(SHORT)}$	Battery short voltage	VBAT falling		1.9	2.2	V	
$V_{(SHORT\_HYST)}$	Battery short voltage hysteresis	VBAT rising			200	mV	
$I_{(SHORT)}$	Battery short current	VBAT < 2.2 V			100	mA	

# ET95251

## Electrical Characteristics(Continued)

$V_{VBUS\_UVLOZ} < V_{VBUS} < V_{ACOV}$  and  $V_{VBUS} > V_{BAT} + V_{SLEEP}$ ,  $T_J = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  and  $T_J = 25^{\circ}\text{C}$  for typical values (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{(RECHG)}$	Recharge threshold below $V_{BATREG}$	$V_{BAT}$ falling, $V_{RECHG}$ (REG06[0]=0) = 0		100		mV
		$V_{BAT}$ falling, $V_{RECHG}$ (REG06[0]=0) = 1		200		mV
$I_{SYS(Load)}$	System discharge load current	$V_{SYS} = 4.2\text{ V}$		30		mA
$R_{ON(BATFET)}$	SYS-BAT MOSFET (BATFET) on-resistance	$T_J = 25^{\circ}\text{C}$		16		m $\Omega$
<b>INPUT VOLTAGE / CURRENT REGULATION</b>						
$V_{IN(DPM\_RANGE)}$	Typical Input voltage regulation range		4		15.3	V
$V_{IN(DPM\_STEP)}$	Typical Input voltage regulation step			100		mV
$V_{IN(DPM\_ACC)}$	Input voltage regulation accuracy	$V_{INDPM} = 4.4\text{ V}$ , $T_J = 25^{\circ}\text{C}$	4.268		4.532	V
$I_{IN(DPM\_RANGE)}$	Typical Input current regulation range		100		3100	mA
$I_{IN(DPM\_STEP)}$	Typical Input current regulation step			50		mA
$I_{IN(DPM100)}$	Input current 100mA regulation accuracy $V_{BUS} = 5\text{V}$ , current pulled from SW	$I_{INLIM} (\text{REG00}[5:0]) = 100\text{ mA}$	80		100	mA
$I_{IN(DPM\_ACC)}$	Input current regulation $V_{BUS} = 5\text{ V}$ , current pulled from SW	USB500, $I_{INLIM} (\text{REG00}[5:0]) = 500\text{mA}$	400		500	mA
		USB900, $I_{INLIM} (\text{REG00}[5:0]) = 900\text{mA}$	750	825	900	mA
		Adapter 1.5 A, $I_{INLIM} (\text{REG00}[5:0]) = 1500\text{mA}$	1350	1400	1500	mA
$I_{IN(START)}$	Input current regulation during system start up	$V_{SYS} = 2.2\text{ V}$ , $I_{INLIM} (\text{REG00}[5:0]) > 200\text{ mA}$		200		mA
<b>D+/D- DETECTION</b>						
$V_{(OP6\_VSRC)}$	D+/D- voltage source (0.6 V)	$I(DP) < 1\text{ mA}$ ; $DP\_DAC=010$	0.5	0.6	0.7	V
		$I(DM) < 1\text{ mA}$ ; $DM\_DAC=010$				
$V_{(3P3\_VSRC)}$	D+/D- voltage source (3.3 V)	$I(DP) < 1\text{ mA}$ ; $DP\_DAC=110$	2.7	3.3	3.45	V
		$I(DM) < 1\text{ mA}$ ; $DM\_DAC=110$				
$I_{(100UA\_ISINK)}$	D+/D- current sink		25	100	150	$\mu\text{A}$

# ET95251

## Electrical Characteristics(Continued)

$V_{VBUS\_UVLOZ} < V_{VBUS} < V_{ACOV}$  and  $V_{VBUS} > V_{BAT} + V_{SLEEP}$ ,  $T_J = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  and  $T_J = 25^{\circ}\text{C}$  for typical values (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{(2P7\_VTH)}$	D+/D- comparator threshold for non-standard adapter detection (divider 1, 3, or 4)		2.42			V
$V_{(2P3\_VTH)}$	D+/D- comparator threshold for non-standard adapter detection (divider 1, 3)		2.18		2.42	V
$V_{(1P6\_VTH)}$	D+/D- comparator threshold for non-standard adapter detection (divider 2)		1.48		1.72	V
$V_{(0P35\_VTH)}$	D+/D- comparator threshold		0.25		0.4	V
$R_{(D\_DWN)}$	D- pulldown for connection check			16		k $\Omega$
<b>BAT OVER-VOLTAGE/CURRENT PROTECTION</b>						
$V_{BAT(OVP)}$	Battery over-voltage threshold	$V_{BAT}$ rising, as percentage of $V_{BAT(REG)}$		104		%
$V_{BAT(OVP\_HYST)}$	Battery over-voltage hysteresis	$V_{BAT}$ falling, as percentage of $V_{BAT(REG)}$		2		%
$I_{BAT(FET\_OCP)}$	System over-current threshold			13		A
<b>THERMAL REGULATION AND THERMAL SHUTDOWN</b>						
$T_{REG}$	Junction temperature regulation accuracy	REG08[1:0] = 11		120		$^{\circ}\text{C}$
$T_{SHUT}$	Thermal shutdown rising temperature	Temperature rising		160		$^{\circ}\text{C}$
$T_{SHUT(HYS)}$	Thermal shutdown hysteresis	Temperature falling		30		$^{\circ}\text{C}$
<b>JEITA THERMISTOR COMPARATOR (BUCK MODE)</b>						
$V_{(T1)}$	T1 (0 $^{\circ}\text{C}$ ) threshold, charge suspended T1 below this temperature.	As percentage to $V_{(REGN)}$	72.5	73.5	74.5	%
$V_{(T1\_HYS)}$	Charge back to $I_{CHG}/2$ (REG04[6:0]) and $V_{REG}$ (REG06[7:2]) above this temperature.	As percentage to $V_{(REGN)}$	71	72	73	%
$V_{(T2)}$	T2 (10 $^{\circ}\text{C}$ ) threshold, charge back to $I_{CHG}/2$ (REG04[6:0]) and $V_{REG}$ (REG06[7:2]) below this temperature.	As percentage to $V_{(REGN)}$	67.5	68.5	69.5	%

# ET95251

## Electrical Characteristics(Continued)

$V_{VBUS\_UVLOZ} < V_{VBUS} < V_{ACOV}$  and  $V_{VBUS} > V_{BAT} + V_{SLEEP}$ ,  $T_J = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  and  $T_J = 25^{\circ}\text{C}$  for typical values (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{(T2\_HYS)}$	Charge back to ICHG (REG04[6:0]) and VREG (REG06[7:2]) above this temperature.	As percentage to $V_{(REGN)}$	66	67	68	%
$V_{(T3)}$	T3 (45°C) threshold, charge back to ICHG (REG04[6:0]) and VREG-200 mV (REG06[7:2]) above this temperature.	As percentage to $V_{(REGN)}$	43.5	44.5	45.5	%
$V_{(T3\_HYS)}$	Charge back to ICHG (REG04[6:0]) and VREG (REG06[7:2]) below this temperature.	As percentage to $V_{(REGN)}$	44.5	45.5	46.5	%
$V_{(T5)}$	T5 (60°C) threshold, charge suspended above this temperature.	As percentage to $V_{(REGN)}$	33.5	34.5	35.5	%
$V_{(T5\_HYS)}$	Charge back to ICHG (REG04[6:0]) and VREG-200 mV (REG06[7:2]) below this temperature.	As percentage to $V_{(REGN)}$	35	36	37	%
<b>COLD/HOT THERMISTOR COMPARATOR (BOOST MODE)</b>						
$V_{(BCOLD1)}$	Cold temperature threshold 1, TS pin voltage rising threshold	As percentage to $V_{REGN}$ REG01[5] = 1 (Approximately $-20^{\circ}\text{C}$ w/ 103AT)	79	80	81	%
$V_{(BCOLD1\_HYS)}$	Cold temperature threshold 1, TS pin voltage falling threshold	As percentage to $V_{REGN}$ REG01[5] = 1	78	79	80	%
$V_{(BHOT2)}$	Hot temperature threshold 2, TS pin voltage falling threshold	As percentage to $V_{REGN}$ REG01[7:6] = 10 (Approx. $65^{\circ}\text{C}$ w/ 103AT)	30.5	31.5	32.5	%
$V_{(BHOT2\_HYS)}$	Hot temperature threshold 2, TS pin voltage rising threshold	As percentage to $V_{REGN}$ REG01[7:6] = 10	33.5	34.5	35.5	%
<b>PWM</b>						
$F_{SW}$	PWM switching frequency, and digital clock	Oscillator frequency		1.5		MHz
$D_{MAX}$	Maximum PWM duty cycle			97%		

# ET95251

## Electrical Characteristics(Continued)

$V_{VBUS\_UVLOZ} < V_{VBUS} < V_{ACOV}$  and  $V_{VBUS} > V_{BAT} + V_{SLEEP}$ ,  $T_J = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  and  $T_J = 25^{\circ}\text{C}$  for typical values (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>BOOST MODE OPERATION</b>					
$V_{(OTG\_REG\_RANGE)}$	Typical boost mode regulation voltage range	4.55		5.55	V
$V_{(OTG\_REG\_STEP)}$	Typical boost mode regulation voltage step		64		mV
$V_{(OTG\_REG\_ACC)}$	Boost mode regulation voltage accuracy	$I_{VBUS} = 0\text{ A}$ , BOOSTV=4.998V (REG0A[7:4] = 0111)	$\pm 4$		%
$V_{(OTG\_BAT1)}$	Minimum battery voltage to exit boost mode	BAT falling, MIN_VBAT_SEL=0	2.85		V
$V_{(OTG\_BAT2)}$	Minimum battery voltage to exit boost mode	BAT falling, MIN_VBAT_SEL=1	2.5		V
$V_{(OTG\_BAT\_EN)}$	Minimum battery voltage to enter boost mode	BAT rising, MIN_VBAT_SEL=0	3.15		V
		BAT rising, MIN_VBAT_SEL=1	2.8		V
$I_{(OTG)}$	Typical boost mode output current range	0.5		2.45	A
$I_{(OTG\_OCP\_ACC)}$	Boost mode RBFET over-current protection accuracy	BOOST_LIM =1.2 A (REG0A[2:0]=010)	1.2	1.7	A
$V_{(OTG\_OVP)}$	Boost mode over-voltage threshold	Rising threshold	6		V
<b>REGN LDO</b>					
$V_{(REGN)}$	REGN LDO output voltage	$V_{VBUS} = 9\text{ V}$ , $I_{REGN} = 40\text{ mA}$		5	V
		$V_{VBUS} = 5\text{ V}$ , $I_{REGN} = 20\text{ mA}$		4.7	V
$I_{(REGN)}$	REGN LDO current limit	$V_{VBUS} = 9\text{ V}$ , $V_{REGN} = 3.8\text{ V}$		50	mA
<b>ANALOG-TO-DIGITAL CONVERTER (ADC)</b>					
RES	Resolution	Rising threshold		7	bits
$V_{(BAT\_RANGE)}$	Typical battery voltage range	$V_{(VBUS)} > V_{BAT} + V_{(SLEEP)}$ or OTG mode is enabled	2.304	4.848	V
		$V_{(VBUS)} < V_{BAT} + V_{(SLEEP)}$ and OTG mode is disabled	$V_{SYS\_MIN}$	4.848	V
$V_{(BAT\_RES)}$	Typical battery voltage resolution		20		mV

# ET95251

## Electrical Characteristics(Continued)

$V_{VBUS\_UVLOZ} < V_{VBUS} < V_{ACOV}$  and  $V_{VBUS} > V_{BAT} + V_{SLEEP}$ ,  $T_J = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  and  $T_J = 25^{\circ}\text{C}$  for typical values (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{(SYS\_RANGE)}$	Typical system voltage range	$V_{(VBUS)} > V_{BAT} + V_{(SLEEP)}$ or OTG mode is enabled	2.304		4.848	V
		$V_{(VBUS)} < V_{BAT} + V_{(SLEEP)}$ and OTG mode is disabled	$V_{SYS\_MIN}$		4.848	V
$V_{(SYS\_RES)}$	Typical system voltage resolution			20		mV
$V_{(VBUS\_RANGE)}$	Typical $V_{VBUS}$ voltage range	$V_{(VBUS)} > V_{BAT} + V_{(SLEEP)}$ or OTG mode is enabled	2.6		15.3	V
$V_{(VBUS\_RES)}$	Typical $V_{VBUS}$ voltage resolution			100		mV
$I_{BAT(RANGE)}$	Typical battery charge current range	$V_{(VBUS)} > V_{BAT} + V_{(SLEEP)}$ and $V_{BAT} > V_{BAT(SHORT)}$	0		6.4	A
$I_{BAT(RES)}$	Typical battery charge current resolution			50		mA
$V_{(TS\_RANGE)}$	Typical TS voltage range		21		80	%
$V_{(TS\_RES)}$	Typical TS voltage resolution			0.47		%
<b>LOGIC I/O PIN (DSEL)</b>						
$V_{OL}$	Output low threshold level	$I_{OL} = 2\text{ mA}$ , $C_{DSEL} = 47\text{ nF}$			0.4	V
$V_{OH}$	Output high threshold level	$I_{OH} = 5\text{ mA}$ , $C_{DSEL} = 47\text{ nF}$ , non-switching, $I(\text{REGN}) = 30\text{ mA}$	4.5			V
<b>LOGIC I/O PIN (INT, STAT)</b>						
$V_{OL}$	Output low threshold level	Sink current = 5 mA, sink current			0.4	V
$I_{OUT\_BIAS}$	High level leakage current	Pull-up rail 1.8 V			1	$\mu\text{A}$
<b>I<sup>2</sup>C INTERFACE (SCL, SDA)</b>						
$V_{IH}$	Input high threshold level, SCL and SDA	Pull-up rail 1.8 V	1.3			
$V_{IL}$	Input low threshold level	Pull-up rail 1.8 V			0.4	V
$V_{OL}$	Output low threshold level	Sink current = 5 mA, sink current			0.4	V
$I_{BIAS}$	High level leakage current	Pull-up rail 1.8 V			1	$\mu\text{A}$

# ET95251

## Timing Requirements

PARAMETER		TEST CONDITIONS	MIN	NOM	MAX	UNIT
<b>VBUS/BAT POWER UP</b>						
t <sub>BADSRC</sub>	Bad Adapter detection duration			30		ms
<b>BAT OVER-VOLTAGE PROTECTION</b>						
t <sub>BATOV</sub>	Battery over-voltage deglitch time to disable charge			1		μs
<b>BATTERY MONITOR</b>						
t <sub>CONV</sub>	Conversion time	CONV_RATE(REG02[6]) = 0		8		ms
<b>SHIPMODE TIMING</b>						
t <sub>BATFET_RST</sub>	BATFET off time during full system reset	T <sub>J</sub> =25°C	384	480	576	ms
t <sub>SM_DLY</sub>	Enter ship mode delay	T <sub>J</sub> =25°C	8.4	10.5	12.6	s
<b>I<sup>2</sup>C INTERFACE</b>						
f <sub>SCL</sub>	SCL clock frequency				400	kHz
<b>DIGITAL CLOCK and WATCHDOG TIMER</b>						
t <sub>WDT</sub>	Watchdog reset time	WATCHDOG(REG07[5:4])=01,REGN LDO enabled	32	40		s
<b>Power Delivery Common Normative Requirements</b>						
t <sub>EndDriver_BMC</sub>	Time to cease driving the line after the end of the last bit of the Frame	VDD=3V to 5.5V			23	μs
t <sub>Fall</sub>	Fall Time	VDD=3V to 5.5V	300			ns
t <sub>HoldLowB_MC</sub>	Time to cease driving the line after the final high-to-low transition	VDD=3V to 5.5V	1			μs
t <sub>Rise</sub>	Rise Time	VDD=3V to 5.5V	300			ns

## Detailed Description

The I<sup>2</sup>C Serial interface with charging and system settings makes the device a truly flexible solution.

The ET95251 is a highly-integrated 5A switch-mode battery charge management and system power path management device for single cell Li-Ion and Li-polymer battery. It features fast charging with high input voltage support for a wide range of smartphone, tablet and portable devices. Its low impedance power path optimizes switch-mode operation efficiency, reduces battery charging time and extends battery life during discharging phase. It also integrates Input Current Optimizer (ICO) and Resistance Compensation (IRCOMP) to deliver maximum charging power to battery. The solution is highly integrated with input reverse-blocking FET (RBFET, Q1), high-side switching FET (HSFET, Q2), low-side switching FET (LSFET, Q3), and battery FET (BATFET, Q4) between system and battery. It also integrates the bootstrap diode for the high-side gate drive and battery monitor for simplified system design. The I<sup>2</sup>C serial interface with charging and system settings makes the device a truly flexible solution.

The device supports a wide range of input sources, including standard USB host port, USB charging port, and USB compliant adjustable high voltage adapter. In addition, the device include interface to support adjustable high voltage adapter using input current pulse protocol. To set the default input current limit, device uses the built-in USB interface, such as USB PHY device. The device is compliant with USB 2.0 and USB 3.0 power spec with input current and voltage regulation. The device also meets USB On-the-Go (OTG) operation power rating specification by supplying 5 V (Adjustable 4.5 V - 5.5 V) on VBUS with current limit up to 2.4 A.

The power path management regulates the system slightly above battery voltage but does not drop below 3.5V minimum system voltage (programmable). With this feature, the system maintains operation even when the battery is completely depleted or removed. When the input current limit or voltage limit is reached, the power path management automatically reduces the charge current to zero. As the system load continues to increase, the power path discharges the battery until the system power requirement is met. This Supplemental Mode operation prevents overloading the input source.


The device initiates and completes a charging cycle without software control. It automatically detects the battery voltage and charges the battery in three phases: pre-conditioning, constant current and constant voltage. At the end of the charging cycle, the charger automatically terminates when the charge current is below a preset limit in the constant voltage phase. When the full battery falls below the recharge threshold, the charger will automatically start another charging cycle.

The charger provides various safety features for battery charging and system operations, including battery temperature negative thermistor monitoring, charging safety timer and overvoltage/overcurrent protections. The thermal regulation reduces charge current when the junction temperature exceeds 120°C (programmable). The STAT output reports the charging status and any fault conditions. The INT immediately notifies host when fault occurs.

The device also provides a 7-bit analog-to-digital converter (ADC) for monitoring charge current and input/battery/system (VBUS, BAT, SYS, TS) voltages.

# ET95251

## Functional Block Diagram



## Feature Description

### Device Power-On-Reset (POR)

The internal bias circuits are powered from the higher voltage of VBUS and BAT. When VBUS rises above  $V_{VBUS\_UVLOZ}$  or BAT rises above  $V_{BAT\_UVLOZ}$ , the sleep comparator, battery depletion comparator and BATFET driver are active. I<sup>2</sup>C interface is ready for communication and all the registers are reset to default value. The host can access all the registers after POR.

### Device Power Up from Battery without Input Source

If only battery is present and the voltage is above depletion threshold ( $V_{BAT\_DPL\_RISE}$ ), the BATFET turns on and connects battery to system. The REGN LDO stays off to minimize the quiescent current. The low  $R_{DSON}$  of BATFET and the low quiescent current on BAT minimize the conduction loss and maximize the battery run time. The device always monitors the discharge current through BATFET (Supplement Mode). When the system is overloaded or shorted ( $I_{BAT} > I_{BATFET\_OCP}$ ), the device turns off BATFET immediately and set BATFET\_DIS bit to indicate BATFET is disabled until the input source plugs in again to re-enable BATFET.

### Device Power Up from Input Source

When an input source is plugged in, the device checks the input source voltage to turn on REGN LDO and all the bias circuits. It detects and sets the input current limit before the buck converter is started when AUTO\_DPDM\_EN bit is set. The power up sequence from input source is as listed:

1. Power Up REGN LDO
2. Poor Source Qualification
3. Input Source Type Detection based on D+/D- to set default Input Current Limit ( $I_{INLIM}$ ) register and input source type
4. Input Voltage Limit Threshold Setting ( $V_{INDPDM}$ ) threshold
5. Converter Power-up

### Power Up REGN Regulation (LDO)

The REGN LDO supplies internal bias circuits as well as the HSFET and LSFET gate drive. The LDO also provides bias rail to TS external resistors. The pull-up rail of STAT can be connected to REGN as well. The REGN is enabled when all the below conditions are valid.

1. VBUS above  $V_{VBUS\_UVLOZ}$
2. VBUS above  $V_{BAT} + V_{SLEEPZ}$  in buck mode or VBUS below  $V_{BAT} + V_{SLEEP}$  in boost mode
3. After 220 ms delay is completed

If one of the above conditions is not valid, the device is in high impedance mode (HIZ) with REGN LDO off. The device draws less than  $I_{VBUS\_HIZ}$  from VBUS during HIZ state. The battery powers up the system when the device is in HIZ.

### Poor Source Qualification

After REGN LDO powers up, the device checks the current capability of the input source. The input source has to meet the following requirements in order to start the buck converter.

1. VBUS voltage below  $V_{ACOV}$
2. VBUS voltage above  $V_{VBUSMIN}$  when pulling  $I_{BADSRC}$  (typical 30mA)

# ET95251

Once the input source passes all the conditions above, the status register bit VBUS\_GD is set high and the INT pin is pulsed to signal to the host. If the device fails the poor source detection, it repeats poor source qualification every 2 seconds.

## Input Source Type Detection

After the VBUS\_GD bit is set and REGN LDO is powered, the charger device runs Input Source Type Detection when AUTO\_DPDM\_EN bit is set.

The ET95251 follows the USB Battery Charging Specification 1.2 (BC1.2) and to detect input source (SDP/CDP/DCP) and non-standard adapter through USB D+/D- lines. In addition, when USB DCP is detected, it initiates adjustable high voltage adapter handshake on D+/D-.

After input source type detection, an INT pulse is asserted to the host. In addition, the following registers and pin are changed:


1. Input Current Limit (IINLIM) register is changed to set current limit
2. PG\_STAT bit is set

The host can over-write IINLIM register to change the input current limit if needed. The charger input current is always limited by the IINLIM register.

When AUTO\_DPDM\_EN is disabled, the Input Source Type Detection is bypassed. The Input Current Limit (IINLIM) register, VBUS\_STAT, and SPD\_STAT bits are unchanged from previous values.

## D+/D- Detection Sets Input Current Limit

The ET95251 contains a D+/D- based input source detection to set the input current limit automatically. The D+/D- detection includes standard USB BC1.2, non-standard adapter, and adjustable high voltage adapter detections. When input source is plugged-in, the device starts standard USB BC1.2 detections. The USB BC1.2 is capable to identify Standard Downstream Port (SDP), Charging Downstream Port (CDP), and Dedicated Charging Port (DCP). When the Data Contact Detection (DCD) timer of 500ms is expired, the non-standard adapter detection is applied to set the input current limit.



# ET95251

**Table 1. Non-Standard Adapter Detection**

Non-Standard Adapter	D+ Threshold	D- Threshold	Input Current Limit (A)
Divider 1	$V_{D+}$ within $V_{2P7\_VTH}$	$V_{D-}$ within $V_{2P0\_VTH}$	2.1
Divider 2	$V_{D+}$ within $V_{1P2\_VTH}$	$V_{D-}$ within $V_{1P2\_VTH}$	2
Divider 3	$V_{D+}$ within $V_{2P0\_VTH}$	$V_{D-}$ within $V_{2P7\_VTH}$	1
Divider 4	$V_{D+}$ within $V_{2P7\_VTH}$	$V_{D-}$ within $V_{2P7\_VTH}$	2.4

After the Input Source Type Detection is done, an INT pulse is asserted to the host. In addition, the following registers including Input Current Limit register (I<sub>INLIM</sub>), VBUS\_STAT, and SDP\_STAT are updated as below:

**Table 2. ET95251 Result**

D+/D- DETECTION	INPUT CURRENT LIMIT (I <sub>INLIM</sub> )	SDP_STAT	VBUS_STAT
USB SDP (USB500)	500 mA	1	001
USB CDP	1.5 A	1	010
USB DCP	3.1 A	1	011
Divider 3	1 A	1	110
Divider 1	2.1 A	1	110
Divider 4	2.4 A	1	110
Divider 2	2 A	1	110
Unknown Adapter	500 mA	1	101

## Force Input Current Limit Detection

In host mode, the host can force the device to run by setting FORCE\_DPDM bit. After the detection is completed, FORCE\_DPDM bit returns to 0 by itself and Input Result is updated.

## Input Voltage Limit Threshold Setting (VINDPM Threshold)

The device supports wide range of input voltage limit (3.9 V – 14.5 V) for high voltage charging and provides two methods to set Input Voltage Limit (V<sub>INDPM</sub>) threshold to facilitate autonomous detection.

### 1. Absolute VINDPM (FORCE\_VINDPM=1)

By setting FORCE\_VINDPM bit to 1, the VINDPM threshold setting algorithm is disabled. Register VINDPM is writable and allows host to set the absolute threshold of VINDPM function.

### 2. Relative VINDPM based on VINDPM\_OS registers (FORCE\_VINDPM=0) (Default)

When FORCE\_VINDPM bit is 0 (default), the VINDPM threshold setting algorithm is enabled. The VINDPM register is read only and the charger controls the register by using VINDPM Threshold setting algorithm. The algorithm allows a wide range of adapter (V<sub>VBUS\_OP</sub>) to be used with flexible VINDPM threshold. After Input Voltage Limit Threshold is set, an INT pulse is generated to signal to the host.

## Converter Power-Up

After the input current limit is set, the converter is enabled and the HSFET and LSFET start switching. If battery charging is disabled, BATFET turns off. Otherwise, BATFET stays on to charge the battery.

The device provides soft-start when system rail is ramped up. When the system rail is below 2.2 V, the input current limit is forced to the lower of 200 mA or IINLIM register setting. After the system rises above 2.2 V, the device limits input current to the IINLIM register (ICO\_EN = 0) or IDPM\_LIM register (ICO\_EN = 1).

As a battery charger, the device deploys a highly efficient 1.5 MHz step-down switching regulator. The fixed frequency oscillator keeps tight control of the switching frequency under all conditions of input voltage, battery voltage, charge current and temperature, simplifying output filter design.

A type III compensation network allows using ceramic capacitors at the output of the converter. An internal saw-tooth ramp is compared to the internal error control signal to vary the duty cycle of the converter. The ramp height is proportional to the PMID voltage to cancel out any loop gain variation due to a change in input voltage.

In order to improve light-load efficiency, the device switches to PFM control at light load when battery is below minimum system voltage setting or charging is disabled. During the PFM operation, the switching duty cycle is set by the ratio of SYS and VBUS.

### **Input Current Optimizer (ICO)**

The device provides innovative Input Current Optimizer (ICO) to identify maximum power point without overload the input source. The algorithm automatically identify maximum input current limit of power source without entering VINDPM to avoid input source overload.

This feature is enabled by default (ICO\_EN=1) and can be disabled by setting ICO\_EN bit to 0. After DCP or MaxCharge type input source is detected based on the procedures previously described (Input Source Type Detection ). The algorithm runs automatically when ICO\_EN bit is set. The algorithm can also be forced to execute by setting FORCE\_ICO bit regardless of input source type detected.

The actual input current limit used by the Dynamic Power Management is reported in IDPM\_LIM register while Input Current Optimizer is enabled (ICO\_EN = 1) or set by IINLIM register when the algorithm is disabled (ICO\_EN = 0).

### **Boost Mode Operation from Battery**

The device supports boost converter operation to deliver power from the battery to other portable devices through USB port. The boost mode output current rating meets the USB On-The-Go 500 mA (BOOST\_LIM bits = 000) output requirement. The maximum output current is up to 2.4 A. The boost operation can be enabled if the conditions are valid:

1. BAT above BATLOWV
2. VBUS less than  $BAT + V_{SLEEP}$  (in sleep mode)
3. Boost mode operation is enabled
4. Voltage at TS (thermistor) pin is within range configured by Boost Mode Temperature Monitor as configured by BHOT and BCOLD bits
5. After 30 ms delay from boost mode enable

In boost mode, the device employs a 500 kHz or 1.5 MHz (selectable using BOOST\_FREQ bit) step-up switching regulator based on system requirements. To avoid frequency change during boost mode operations, write to boost frequency configuration bit (BOOST\_FREQ) is ignored when OTG\_CONFIG is set.

During boost mode, the status register VBUS\_STAT bits is set to 111, the VBUS output is 5V by default

# ET95251

(selectable via BOOSTV register bits) and the output current can reach up to 2.4 A, selected via I<sup>2</sup>C (BOOST\_LIM bits). The boost output is maintained when BAT is above VOTG\_BAT threshold


## Power Path Management

The device accommodates a wide range of input sources from USB, wall adapter, to car battery. The device provides automatic power path selection to supply the system (SYS) from input source (VBUS), battery (BAT), or both.

## Narrow VDC Architecture

The device deploys Narrow VDC architecture (NVDC) with BATFET separating system from battery. The minimum system voltage is set by SYS\_MIN bits. Even with a fully depleted battery, the system is regulated above the minimum system voltage (default 3.5 V).

When the battery is below minimum system voltage setting, the BATFET operates in linear mode (LDO mode), and the system is regulated above the minimum system voltage setting. As the battery voltage rises above the minimum system voltage, BATFET is fully on and the voltage difference between the system and battery is the VDS of BATFET. The status register VSYS\_STAT bit goes high when the system is in minimum system voltage regulation.



## Dynamic Power Management

To meet maximum current limit in USB spec and avoid over loading the adapter, the device features Dynamic Power Management (DPM), which continuously monitors the input current and input voltage. When input source is over-loaded, either the current exceeds the input current limit ( $I_{INLIM}$  or  $I_{DPM\_LIM}$ ) or the voltage falls below the input voltage limit ( $V_{INDPM}$ ). The device then reduces the charge current until the input current falls below the input current limit and the input voltage rises above the input voltage limit.

When the charge current is reduced to zero, but the input source is still overloaded, the system voltage starts to drop. Once the system voltage falls below the battery voltage, the device automatically enters the Supplement Mode where the BATFET turns on and battery starts discharging so that the system is supported from both the input source and battery.

# ET95251

During DPM mode, the status register bits VDPM\_STAT (VINDPM) and/or IDPM\_STAT (IINDPM) is/are set high. [Figure 3.](#) shows the DPM response with 9V/1.2A adapter, 3.2V battery, 2.8A charge current and 3.4V minimum system voltage setting.




Figure 3. DPM Response

## Supplement Mode

When the system voltage falls below the battery voltage, the BATFET turns on and the BATFET gate is regulated the gate drive of BATFET so that the minimum BATFET VDS stays at 30 mV when the current is low. This prevents oscillation from entering and exiting the Supplement Mode. As the discharge current increases, the BATFET gate is regulated with a higher voltage to reduce RDS(ON) until the BATFET is in full conduction. At this point onwards, the BATFET VDS linearly increases with discharge current. BATFET turns off to exit Supplement Mode when the battery is below battery depletion threshold.

## Battery Charging Management

The device charges 1-cell Li-Ion battery with up to 5A charge current for high capacity battery. The 16mΩ BATFET improves charging efficiency and minimize the voltage drop during discharging.

## Autonomous Charging Cycle

With battery charging is enabled (CHG\_CONFIG bit = 1), the device autonomously completes a charging cycle without host involvement. The device default charging parameters are listed in [Table 3](#). The host can always control the charging operations and optimize the charging parameters by writing to the corresponding registers through I<sup>2</sup>C.

# ET95251

**Table 3. Charging Parameter Default Setting**

DEFAULT MODE	ET95251
Charging Voltage	4.208 V
Charging Current	2.048 A
Pre-charge Current	128 mA
Termination Current	256 mA
Temperature Profile	JEITA
Safety Timer	12 hour

A new charge cycle starts when the following conditions are valid:

- Converter starts
- Battery charging is enabled by setting CHG\_CONFIG bit, ICHG register is not 0 mA
- No thermistor fault on TS pin
- No safety timer fault
- BATFET is not forced to turn off (BATFET\_DIS bit = 0)

The charger device automatically terminates the charging cycle when the charging current is below termination threshold, charge voltage is above recharge threshold, and device not in DPM mode or thermal regulation. When a full battery voltage is discharged below recharge threshold (threshold selectable via VRECHG bit), the device automatically starts a new charging cycle. After the charge is done, CHG\_CONFIG bit can initiate a new charging cycle.

The STAT output indicates the charging status of charging (LOW), charging complete or charge disable (HIGH) or charging fault (Blinking). The STAT output can be disabled by setting STAT\_DIS bit. In addition, the status register (CHRG\_STAT) indicates the different charging phases: 00-charging disable, 01-precharge, 10-fast charge (constant current) and constant voltage mode, 11-charging done. Once a charging cycle is completed, an INT is asserted to notify the host.

## Battery Charging Profile

The device charges the battery in three phases: preconditioning, constant current and constant voltage. At the beginning of a charging cycle, the device checks the battery voltage and regulates current / voltage.

**Table 4. Charging Current Setting**

VBAT	CHARGING CURRENT	REG DEFAULT SETTING	CHRG_STAT
< 2 V	I <sub>BATSHORT</sub>	–	01
2 V – 3 V	I <sub>PRECHG</sub>	128 mA	01
> 3 V	I <sub>CHG</sub>	2048 mA	10

If the charger device is in DPM regulation or thermal regulation during charging, the charging current can be less than the programmed value. In this case, termination is temporarily disabled and the charging safety timer is counted at half the clock rate.

# ET95251




Figure 4. Battery Charging Profile

## Charging Termination

The device terminates a charge cycle when the battery voltage is above recharge threshold, and the current is below termination current. After the charging cycle is completed, the BATFET turns off. The converter keeps running to power the system, and BATFET can turn on again to engage Supplement Mode.

When termination occurs, the status register `CHRG_STAT` is set to 11, and an INT pulse is asserted to the host. Termination is temporarily disabled when the charger device is in input current, voltage or thermal regulation. Termination can be disabled by writing 0 to `EN_TERM` bit prior to charge termination.

## Resistance Compensation (IRCOMP)

For high current charging system, resistance between charger output and battery cell terminal such as board routing, connector, MOSFETs and sense resistor can force the charging process to move from constant current to constant voltage too early and increase charge time. To speed up the charging cycle, the device provides resistance compensation (IRCOMP) feature which can extend the constant current charge time to delivery maximum power to battery.

The device allows the host to compensate for the resistance by increasing the voltage regulation set point based on actual charge current and the resistance as shown below. For safe operation, the host should set the maximum allowed regulation voltage register (`VCLAMP`) and the minimum resistance compensation (`BATCOMP`).

$$V_{REG\_ACTUAL} = V_{REG} + \min(I_{CHRG\_ACTUAL} \times BATCOMP, V_{CLAMP}) \quad (1)$$

## Thermistor Qualification

### JEITA Guideline Compliance in Charge Mode



To improve the safety of charging Li-ion batteries, JEITA guideline was released on April 20, 2007. The guideline emphasized the importance of avoiding a high charge current and high charge voltage at certain low and high temperature ranges.

The device continuously monitors battery temperature by measuring the voltage between the TS pins and ground,

# ET95251

typically determined by a negative temperature coefficient thermistor (NTC) and an external voltage divider. The device compares this voltage against its internal thresholds to determine if charging is allowed. To initiate a charge cycle, the voltage on TS pin must be within the VT1 to VT5 thresholds. If TS voltage exceeds the T1–T5 range, the controller suspends charging and waits until the battery temperature is within the T1 to T5 range. At cool temperature (T1–T2), JEITA recommends the charge current to be reduced to at least half of the charge current or lower. At warm temperature (T3–T5), JEITA recommends charge voltage below nominal charge voltage.

The device provides flexible voltage/current settings beyond the JEITA requirement. The voltage setting at warm temperature (T3–T5) can be 200 mV below charge voltage (JEITA\_VSET=0). The current setting at cool temperature (T1–T2) can be further reduced to 20% or 50% of fast charge current (JEITA\_ISET bit).



Assuming a 103AT NTC thermistor on the battery pack as shown in [Figure 5](#), the value RT1 and RT2 can be determined by using [Equation 2](#):

$$RT2 = \frac{V_{REGN} \times R_{TH\_COLD} \times R_{TH\_HOT} \times \left(\frac{1}{VT1} - \frac{1}{VT5}\right)}{R_{TH\_HOT} \times \left(\frac{V_{REGN}}{VT5} - 1\right) - R_{TH\_COLD} \times \left(\frac{V_{REGN}}{VT1} - 1\right)}$$

$$RT1 = \frac{\frac{V_{REGN}}{VT1} - 1}{\frac{1}{RT2} + \frac{1}{R_{TH\_COLD}}} \quad (2)$$

# ET95251

Select 0°C to 60°C range for Li-ion or Li-polymer battery,

RTHT1 = 27.28 kΩ


RTHT5 = 3.02 kΩ

RT1 = 5.24 kΩ

RT2 = 30.31 kΩ

## Cold/Hot Temperature Window in Boost Mode

For battery protection during boost mode, the device monitors the battery temperature to be within the  $V_{BCOLDx}$  to  $V_{BHOT2}$  thresholds unless boost mode temperature is disabled by setting BHOT bits to 11. When temperature is outside of the temperature thresholds, the boost mode is suspended. Once temperature is within thresholds, the boost mode is recovered.



## Charging Safety Timer

The device has built-in safety timer to prevent extended charging cycle due to abnormal battery conditions. The safety timer is 4 hours when the battery is below  $V_{BATLOWV}$  threshold. The user can program fast charge safety timer through I<sup>2</sup>C (CHG\_TIMER bits). When safety timer expires, the fault register CHRG\_FAULT bits are set to 11 and an INT is asserted to the host. The safety timer feature can be disabled via I<sup>2</sup>C by setting EN\_TIMER bit. During input voltage, current or thermal regulation, the safety timer counts at half clock rate as the actual charge current is likely to be below the register setting. For example, if the charger is in input current regulation (IDPM\_STAT = 1) throughout the whole charging cycle, and the safety time is set to 5 hours, the safety timer will expire in 10 hours. This half clock rate feature can be disabled by writing 0 to TMR2X\_EN bit.

## Battery Monitor

The device includes a battery monitor to provide measurements of VBUS voltage, battery voltage, system voltage, thermistor ratio, and charging current, and charging current based on the device modes of operation. The measurements are reported in Battery Monitor Registers (REG0E-REG12). The battery monitor can be configured as two conversion modes by using CONV\_RATE bit: one-shot conversion (default) and 1 second continuous conversion.

# ET95251

For one-shot conversion (CONV\_RATE = 0), the CONV\_START bit can be set to start the conversion. During the conversion, the CONV\_START is set and it is cleared by the device when conversion is completed. The conversion result is ready after  $t_{CONV}$  (maximum 1 second).

For continuous conversion (CONV\_RATE = 1), the CONV\_RATE bit can be set to initiate the conversion. During active conversion, the CONV\_START is set to indicate conversion is in progress. The battery monitor provides conversion result every 1 second automatically. The battery monitor exits continuous conversion mode when CONV\_RATE is cleared.

When battery monitor is active, the REGN power is enabled and can increase device quiescent current. In battery only mode, the battery monitor is only active when  $V_{BAT} > SYS\_MIN$  setting in REG03.

**Table 5. Battery Monitor Modes of Operation**

PARAMETER	REGISTER	MODES OF OPERATION			
		CHARGE MODE	BOOST MODE	DISABLE CHARGE MODE	BATTERY ONLY MODE
Battery Voltage ( $V_{BAT}$ )	REG0E	Yes	Yes	Yes	Yes
System Voltage ( $V_{SYS}$ )	REG0F	Yes	Yes	Yes	Yes
Temperature (TS) as percentage of REGN	REG10	Yes	Yes	Yes	Yes
VBUS Voltage ( $V_{VBUS}$ )	REG11	Yes	Yes	Yes	N/A
Charge Current ( $I_{BAT}$ )	REG12	Yes	N/A	N/A	N/A

## Status/Control Outputs (STAT, INT and DSEL)

### Charging Status Indicator (STAT)

The device indicates charging state on the open drain STAT pin. The STAT pin can drive LED on or off. The STAT pin function can be disabled by setting STAT\_DIS bit.

**Table 6. STAT Pin State**

CHARGING STATE	STAT INDICATOR
Charging in progress (including recharge)	LOW
Charging complete	HIGH
Sleep mode, charge disable	HIGH
Charge suspend (Input overvoltage, TS fault, timer fault, input or system overvoltage). Boost Mode suspend (due to TS Fault)	blinking at 1 Hz

## Interrupt to Host (INT)

In some applications, the host does not always monitor the charger operation. The INT notifies the system on the device operation. The following events will generate 256µs INT pulse.

- USB/adaptor source identified (through DPDM detection)
- Good input source detected
  - VBUS above battery (not in sleep)
  - VBUS below  $V_{ACOV}$  threshold
  - VBUS above  $V_{VBUSMIN}$  (typical 3.8 V) when  $I_{BADSRC}$  (typical 30 mA) current is applied (not a poor source)
- Input removed
- Charge Complete
- Any FAULT event in REG0C

When a fault occurs, the charger device sends out INT and keeps the fault state in REG0C until the host reads the fault register. Before the host reads REG0C and all the faults are cleared, the charger device would not send any INT upon new faults. To read the current fault status, the host has to read REG0C two times consecutively. The 1st read reports the pre-existing fault register status and the 2nd read reports the current fault register status.

## D+/D- Multiplexer Selection Control

The DSEL pin is normally grounded and pulled-up by internally to 5V during input source type detection (when  $AUTO\_DPDM\_EN=1$  or  $FORCE\_DPDM=1$ ). The pin is normally low and drives high to indicate the D+/D- detection is in progress. When detection is completed, the pin maintains high logic when DCP or HVDCP is detected. The pin returns to logic low when other input source type is detected. In addition, while input source is plugged in or during OTG mode, the  $FORCE\_DSEL$  bit can be set to force the DSEL pin to change from low to high regardless of input source type detected. When in battery discharge mode (not in OTG), the DSEL pin is always low.

## BATET (Q4) Control

### BATFET Disable Mode (Shipping Mode)

To extend battery life and minimize power when system is powered off during system idle, shipping, or storage, the device can turn off BATFET so that the system voltage is zero to minimize the battery leakage current. When the host set  $BATFET\_DIS$  bit, the charger can turn off BATFET immediately or delay by  $t_{SM\_DLY}$  as configured by  $BATFET\_DLY$  bit.

### BATFET Enable (Exit Shipping Mode)

When the BATFET is disabled (in shipping mode) and indicated by setting  $BATFET\_DIS$ , the event of plug in adapter can enable BATFET to restore system power.

### BATFET Full System Reset

The BATFET functions as a load switch between battery and system when input source is not plugged-in. By changing the state of BATFET from off to on, system connects to SYS can be effectively have a power-on-reset.

## D+/D- Output Driver

The device provides independent controlled voltage output drivers on D+ and D- pins to interface or emulate non-standard adapters when input source is plugged-in or OTG mode is enabled. The D+/D- drivers are disabled in high impedance mode (HiZ) by default or when DP\_DAC or DM\_DAC bits are set to 000. The drivers are enabled and controlled independently with predefined voltage threshold when DP\_DAC and DM\_DAC bits are set to values between 001 to 110.

When input source is plugged-in, the output drivers control (DP\_DAC and DM\_DAC) are reset to HiZ (000) to execute USB BC1.2 and built-in handshake during the input source type detection. The host is recommended to change DP\_DAC and DM\_DAC settings after input source type detection when VBUS\_STAT/PG\_STAT bits are updated.

When OTG mode is enabled, the drivers can be enabled to provide electrical signature on D+/D- to emulate USB non-standard adapters (Divider 1-4) as shown in [Table 1](#).

## Thermal Regulation and Thermal Shutdown

### Thermal Protection in Buck Mode

The device monitors the internal junction temperature  $T_J$  to avoid overheat the chip and limits the IC surface temperature in buck mode. When the internal junction temperature exceeds the preset thermal regulation limit (TREG bits), the device lowers down the charge current. The wide thermal regulation range from 60°C to 120°C allows the user to optimize the system thermal performance.

During thermal regulation, the actual charging current is usually below the programmed battery charging current. Therefore, termination is disabled, the safety timer runs at half the clock rate, and the status register THERM\_STAT bit goes high.

Additionally, the device has thermal shutdown to turn off the converter and BATFET when IC surface temperature exceeds  $T_{SHUT}$ . The fault register CHRG\_FAULT is set to 10 and an INT is asserted to the host. The BATFET and converter is enabled to recover when IC temperature is below  $T_{SHUT\_HYS}$ .

### Thermal Protection in Boost Mode

The device monitors the internal junction temperature to provide thermal shutdown during boost mode. When IC surface temperature exceeds  $T_{SHUT}$ , the boost mode is disabled (converter is turned off) by setting OTG\_CONFIG bit low and BATFET is turned off. When IC surface temperature is below  $T_{SHUT\_HYS}$ , the BATFET is enabled automatically to allow system to restore and the host can re-enable OTG\_CONFIG bit to recover.

## Voltage and Current Monitoring in Buck and Boost Mode

### Voltage and Current Monitoring in Buck Mode

The device closely monitors the input and system voltage, as well as HSFET current for safe buck mode operations.

### Input Overvoltage (ACOV)

The input voltage for buck mode operation is  $V_{VBUS\_OP}$ . If VBUS voltage exceeds  $V_{ACOV}$ , the device stops switching immediately. During input over voltage (ACOV), the fault register CHRG\_FAULT bits sets to 01. An INT is asserted to the host.

## **System Overvoltage Protection (SYSOVP)**

The charger device clamps the system voltage during load transient so that the components connect to system would not be damaged due to high voltage. When SYSOVP is detected, the converter stops immediately to clamp the overshoot.

## **Voltage and Current Monitoring in Boost Mode**

The device closely monitors the VBUS voltage, as well as RBFET and LSFET current to ensure safe boost mode operation.

## **VBUS Overcurrent Protection**

The charger device closely monitors the RBFET (Q1), and LSFET (Q3) current to ensure safe boost mode operation. During overcurrent condition when output current exceed ( $I_{OTG\_OCP}$ ) the device operates in current limit mode for protection. The output voltage decreases as the output current increases until it drops to  $OTG\_UVP (<4V$  or  $V_{SYS}$ ), and the chip exits boost mode. When overcurrent condition is detected the fault register bit `BOOST_FAULT` is set high to indicate fault in boost operation. An INT is also asserted to the host.

## **Boost Mode Overvoltage Protection**

When the VBUS voltage rises above regulation target and exceeds  $V_{OTG\_OVP}$ , the device enters overvoltage protection which stops switching, clears `OTG_CONFIG` bit and exits boost mode. At Boost overvoltage duration, the fault register bit (`BOOST_FAULT`) is set high to indicate fault in boost operation. An INT is also asserted to the host.

## **Battery Protection**

### **Battery Overvoltage Protection (BATOVP)**

The battery overvoltage limit is clamped at 4% above the battery regulation voltage. When battery over voltage occurs, the charger device immediately disables charge. The fault register `BAT_FAULT` bit goes high and an INT is asserted to the host.

### **Battery Over-Discharge Protection**

When battery is discharged below  $V_{BAT\_DPL}$ , the BATFET is turned off to protect battery from over discharge. To recover from over-discharge, an input source is required at VBUS. When an input source is plugged in, the BATFET turns on. Thy is charged with  $I_{BATSHORT}$  (typically 100 mA) current when the  $V_{BAT} < V_{SHORT}$ , or precharge current as set in `IPRECHG` register when the battery voltage is between  $V_{SHORT}$  and  $V_{BATLOWV}$ .

### **System Overcurrent Protection**

When the system is shorted or significantly overloaded ( $I_{BAT} > I_{BATOP}$ ) so that its current exceeds the overcurrent limit, the device latches off BATFET. Section `BATFET Enable (Exit Shipping Mode)` can reset the latch-off condition and turn on BATFET.


## Serial Interface

The device uses I<sup>2</sup>C compatible interface for flexible charging parameter programming and instantaneous device status reporting. I<sup>2</sup>C is a bi-directional 2-wire serial interface. Only two open-drain bus lines are required: a serial data line (SDA) and a serial clock line (SCL). Devices can be considered as masters or slaves when performing data transfers. A master is the device which initiates a data transfer on the bus and generates the clock signals to permit that transfer. At that time, any device addressed is considered a slave.

The device operates as a slave device with address 6AH, receiving control inputs from the master device like micro controller or a digital signal processor through REG00-REG14. Register read beyond REG14 (0x14) returns 0xFF. The I<sup>2</sup>C interface supports both standard mode (up to 100 kbits), and fast mode (up to 400 kbits). When the bus is free, both lines are HIGH. The SDA and SCL pins are open drain and must be connected to the positive supply voltage via a current source or pull-up resistor.

## Data Validity


The data on the SDA line must be stable during the HIGH period of the clock. The HIGH or LOW state of the data line can only change when the clock signal on the SCL line is LOW. One clock pulse is generated for each data bit transferred.



## START and STOP Conditions


All transactions begin with a START (S) and can be terminated by a STOP (P). A HIGH to LOW transition on the SDA line while SCL is HIGH defines a START condition. A LOW to HIGH transition on the SDA line when the SCL is HIGH defines a STOP condition.

START and STOP conditions are always generated by the master. The bus is considered busy after the START condition, and free after the STOP condition.



## Byte Format

Every byte on the SDA line must be 8 bits long. The number of bytes to be transmitted per transfer is unrestricted. Each byte has to be followed by an Acknowledge bit. Data is transferred with the Most Significant Bit (MSB) first. If a slave cannot receive or transmit another complete byte of data until it has performed some other function, it can hold the clock line SCL low to force the master into a wait state (clock stretching). Data transfer then continues when the slave is ready for another byte of data and release the clock line SCL.



## Acknowledge (ACK) and Not Acknowledge (NACK)


The acknowledge takes place after every byte. The acknowledge bit allows the receiver to signal the transmitter that the byte was successfully received and another byte may be sent. All clock pulses, including the acknowledge 9th clock pulse, are generated by the master.

The transmitter releases the SDA line during the acknowledge clock pulse so the receiver can pull the SDA line LOW and it remains stable LOW during the HIGH period of this clock pulse.

When SDA remains HIGH during the 9th clock pulse, this is the Not Acknowledge signal. The master can then generate either a STOP to abort the transfer or a repeated START to start a new transfer.

## Slave Address and Data Direction Bit

After the START, a slave address is sent. This address is 7 bits long followed by the eighth bit as a data direction bit (bit R/W). A zero indicates a transmission (WRITE) and a one indicates a request for data (READ).



# ET95251

## Single Read and Write

If the register address is not defined, the charger IC send back NACK and go back to the idle state.




Figure 12. Single Write




Figure 13. Single Read

## Multi-Read and Multi-Write

The charger device supports multi-read and multi-write on REG00 through REG14 except REG0C.




Figure 14. Multi\_Write




Figure 15. Multi\_Read

REG0C is a fault register. It keeps all the fault information from last read until the host issues a new read. For example, if Charge Safety Timer Expiration fault occurs but recovers later, the fault register REG0C reports the fault when it is read the first time, but returns to normal when it is read the second time. In order to get the fault information at present, the host has to read REG0C for the second time. The only exception is NTC\_FAULT which always reports the actual condition on the TS pin. In addition, REG0C does not support multi-read and multi-write.

## Device Functional Modes


### Host Mode and Default Mode

The device is a host controlled charger, but it can operate in default mode without host management. In default mode, the device can be used as an autonomous charger with no host or while host is in sleep mode. When the charger is in default mode, WATCHDOG\_FAULT bit is HIGH. When the charger is in host mode, WATCHDOG\_FAULT bit is LOW.

After power-on-reset, the device starts in default mode with watchdog timer expired, or default mode. All the registers are in the default settings.

In default mode, the device keeps charging the battery with 12 hours fast charging safety timer. At the end of the 12 hours, the charging is stopped and the buck converter continues to operate to supply system load. Any write command to device transitions the charger from default mode to host mode. All the device parameters can be programmed by the host. To keep the device in host mode, the host has to reset the watchdog timer by writing 1 to WD\_RST bit before the watchdog timer expires (WATCHDOG\_FAULT bit is set), or disable watchdog timer by setting WATCHDOG bits=00.

When the watchdog timer (WATCHDOG\_FAULT bit = 1) is expired, the device returns to default mode and all registers are reset to default values except IINLIM, VINDPM, VINDPM\_OS, BATFET\_RST\_EN, BATFET\_DLY, and BATFET\_DIS bits.



## USB-PD Physical Layer

### USB-PD Encoding and Signaling

Figure 17 illustrates the high-level block diagram of the baseband USB-PD transmitter. Figure 18 illustrates the high level block diagram of the base band USB-PD receiver.




Figure 17. BMC Transmitter Block Diagram





Figure 18. BMC Receiver Block Diagram

## USB-PD Bi-Phase Marked Coding

The USB-PD physical layer implemented in the ET95251 is compliant to the USB-PD Specifications. The encoding scheme used for the baseband PD signal is a version of Manchester coding called Biphasic Mark Coding (BMC). In this code, there is a transition at the start of every bit time and there is a second transition in the middle of the bit cell when a 1 is transmitted. This coding scheme is nearly DC balanced with limited disparity (limited to 1/2 bit over an arbitrary packet, so a very low DC level). [Figure 19](#) illustrates Biphasic Mark Coding.



The USB PD baseband signal is driven onto the CC1 or CC2 pin with a tri-state driver. The tri-state driver is slew rate to limit coupling to D+/D- and to other signal lines in the Type-C fully featured cables. When sending the USB-PD preamble, the transmitter starts by transmitting a low level. The receiver at the other end tolerates the loss of the first edge. The transmitter terminates the final bit by an edge to ensure the receiver clocks the final bit of EOP.

# ET95251

## Register Maps

I<sup>2</sup>C Slave Address: 6AH (1101010B + R/W)

### REG00, Default = 0x08

Bit	Field	Type	Reset	Default	Description	
7	EN_HIZ	R/W	by REG_RST by Watchdog	0	Enable HIZ Mode 0-Disable 1-Enable	
6	Reserved	R	N/A	0	Reserved	
5	IINLIM[5]	R/W	by REG_RST	0	1600mA	Input Current Limit Offset: 100mA Range: 100mA (000000) – 3.1A (111111) Default: 001000 (500mA) Input current value(n: 6bits) 0-1.7A: IINLIM=100+nx50 (mA) 1.75-3.1A: IINLIM=nx50 (mA) (Actual input current limit is the lower of I <sup>2</sup> C ) IINLIM bits are changed automatically after input source type detection is completed USB Host SDP = 500mA USB CDP = 1.5A USB DCP = 3.1A Adjustable High Voltage DCP = 1.5A Unknown Adapter = 500mA Non-Standard Adapter = 1A/2A/2.1A/2.4A
4	IINLIM[4]	R/W	by REG_RST	0	800mA	
3	IINLIM[3]	R/W	by REG_RST	1	400mA	
2	IINLIM[2]	R/W	by REG_RST	0	200mA	
1	IINLIM[1]	R/W	by REG_RST	0	100mA	
0	IINLIM[0]	R/W	by REG_RST	0	50mA	

# ET95251

## REG01, Default = 0xA6

Bit	Field	Type	Reset	Default	Description	
7	BHOT[1]	R/W	by REG_RST by Watchdog	1	Boost Mode Hot Temperature Monitor Threshold 00 – $V_{BHOT1}$ Threshold (34.75%), 01 – $V_{BHOT0}$ Threshold (37.75%), 10 – $V_{BHOT2}$ Threshold (31.25%), 11 – Disable boost mode thermal protection	
6	BHOT[0]	R/W	by REG_RST by Watchdog	0		
5	BCOLD	R/W	by REG_RST by Watchdog	1	Boost Mode Cold Temperature Monitor Threshold 0 – $V_{BCOLD0}$ Threshold (77%) 1 – $V_{BCOLD1}$ Threshold (80%)	
4	VINDPM_OS[4]	R/W	by REG_RST	0	1600mV	Input Voltage Limit Offset Default: 600mV (00110) Range: 0mV – 3100mV When $V_{VBUS}$ at no Load is $\leq 6V$ , the VINDPM_OS is used to calculate VINDPM threshold When $V_{VBUS}$ at noLoad is $> 6V$ , the VINDPM_OS multiple by 2 is used to calculate VINDPM threshold.
3	VINDPM_OS[3]	R/W	by REG_RST	0	800mV	
2	VINDPM_OS[2]	R/W	by REG_RST	1	400mV	
1	VINDPM_OS[1]	R/W	by REG_RST	1	200mV	
0	VINDPM_OS[0]	R/W	by REG_RST	0	100mV	

# ET95251

## REG02, Default = 0x19

Bit	Field	Type	Reset	Default	Description
7	CONV_START	R/W	by REG_RST by Watchdog	0	ADC Conversion Start Control 0 – ADC conversion not active (default). 1 – Start ADC Conversion. This bit is read-only when CONV_RATE=1. The bit stays high during ADC conversion and during input source detection.
6	CONV_RATE	R/W	by REG_RST by Watchdog	0	ADC Conversion Rate Selection 0 – One shot ADC conversion (default), 1 – Start 1s Continuous Conversion.
5	BOOST_FREQ	R/W	by REG_RST by Watchdog	0	Boost Mode Frequency Selection 0 – 1.5MHz, 1 – 500kHz.
4	ICO_EN	R/W	by REG_RST	1	Enable Input Current Limit Soft-Start 0 – Disable 1 – Enable.
3	HVDCP_EN	R/W	by REG_RST	1	High Voltage DCP Enable 0 – Disable HVDCP handshake 1 – Enable HVDCP handshake
2	Reserved	R	N/A	0	Reserved
1	FORCE_DPDM	R/W	by REG_RST by Watchdog	0	Force D+/D- Detection 0 – Not in D+/D- or PSEL detection 1 – Force D+/D- detection.
0	AUTO_DPD_M_EN	R/W	by REG_RST	1	Automatic D+/D- Detection Enable 0 – Disable D+/D- or PSEL detection when VBUS is plugged-in 1 – Enable D+/D- or PSEL detection when VBUS is plugged-in

# ET95251

## REG03, Default = 0x1A

Bit	Field	Type	Reset	Default	Description	
7	BAT_LOAD EN	R/W	by REG_RST by Watchdog	0	Battery Load (IBATLOAD) Enable 0 – Disable 1 – Enable.	
6	WD_RST	R/W	N/A	0	I <sup>2</sup> C Watchdog Timer Reset 0 – Normal 1 – Reset (Back to 0 after timer reset).	
5	OTG_ CONFIG	R/W	by REG_RST by Watchdog	0	Boost (OTG) Mode Configuration 0 – OTG Disable 1 – OTG Enable.	
4	CHG_ CONFIG	R/W	by REG_RST by Watchdog	1	Charge Enable Configuration 0 – Charge Disable 1 – Charge Enable.	
3	SYS_MIN[2]	R/W	by REG_RST	1	0.4V	Minimum System Voltage Limit Offset: 3.0V Range: 3.0V – 3.7V Default: 3.5V (101)
2	SYS_MIN[1]	R/W	by REG_RST	0	0.2V	
1	SYS_MIN[0]	R/W	by REG_RST	1	0.1V	
0	MIN_VBAT_ SEL	R/W	by REG_RST	0	Minimum Battery Voltage (falling) to exit boost mode 0 – 2.85V 1 – 2.5V	

# ET95251

## REG04, Default = 0x20

Bit	Field	Type	Reset	Default	Description	
7	Reserved	R	N/A	0	Reserved	
6	ICHG[6]	R/W	by REG_RST by Watchdog	0	4096mA	<b>Fast Charge Current Limit</b> Offset: 0mA Range: 0mA (0000000) – 5056mA (1001111) Default: 2048mA (0100000) Note: ICHG=0000000 (0mA) disabled charge ICHG > 1001111 (5056mA) is clamped to register value 1001111 (5056mA)
5	ICHG[5]	R/W	by REG_RST by Watchdog	1	2048mA	
4	ICHG[4]	R/W	by REG_RST by Watchdog	0	1024mA	
3	ICHG[3]	R/W	by REG_RST by Watchdog	0	512mA	
2	ICHG[2]	R/W	by REG_RST by Watchdog	0	256mA	
1	ICHG[1]	R/W	by REG_RST by Watchdog	0	128mA	
0	ICHG[0]	R/W	by REG_RST by Watchdog	0	64mA	

## REG05, Default = 0x13

Bit	Field	Type	Reset	Default	Description	
7	IPRECHG[3]	R/W	by REG_RST by Watchdog	0	512mA	<b>Precharge Current Limit</b> Offset: 64mA Range: 64mA – 1024mA Default: 128mA (0001)
6	IPRECHG[2]	R/W	by REG_RST by Watchdog	0	256mA	
5	IPRECHG[1]	R/W	by REG_RST by Watchdog	0	128mA	
4	IPRECHG[0]	R/W	by REG_RST by Watchdog	1	64mA	
3	ITERM[3]	R/W	by REG_RST by Watchdog	0	512mA	<b>Termination Current Limit</b> Offset: 64mA Range: 64mA – 1024mA Default: 256mA (0011)
2	ITERM[2]	R/W	by REG_RST by Watchdog	0	256mA	
1	ITERM[1]	R/W	by REG_RST by Watchdog	1	128mA	
0	ITERM[0]	R/W	by REG_RST by Watchdog	1	64mA	

# ET95251

## REG06, Default = 0x5E

Bit	Field	Type	Reset	Default	Description	
7	VREG[5]	R/W	by REG_RST by Watchdog	0	512mV	Charge Voltage Limit Offset: 3.840V Range: 3.840V – 4.608V (110000) Default: 4.208V (010111)
6	VREG[4]	R/W	by REG_RST by Watchdog	1	256mV	
5	VREG[3]	R/W	by REG_RST by Watchdog	0	128mV	
4	VREG[2]	R/W	by REG_RST by Watchdog	1	64mV	
3	VREG[1]	R/W	by REG_RST by Watchdog	1	32mV	
2	VREG[0]	R/W	by REG_RST by Watchdog	1	16mV	
1	BATLOWV	R/W	by REG_RST by Watchdog	1	Battery Low Threshold (Wakeup Charge to Fast Charge) 0 – 2.8V 1 – 3.15V	
0	VRECHG	R/W	by REG_RST by Watchdog	0	Battery Recharge Threshold (below VREG) 0 – 100mV 1 – 200mV	

# ET95251

## REG07, Default = 0x9D

Bit	Field	Type	Reset	Default	Description
7	EN_TERM	R/W	by REG_RST by Watchdog	1	Enable Charge Termination 0 – Disable 1 - Enable
6	STAT_DIS	R/W	by REG_RST by Watchdog	0	STAT Pin Disable 0 – Enable STAT pin function 1 – Disable STAT pin function
5	WATCHDOG [1]	R/W	by REG_RST by Watchdog	0	I <sup>2</sup> C Watchdog Timer Setting 00 – Disable watchdog timer 01 – 40s (default) 10 – 80s 11 – 160s
4	WATCHDOG [0]	R/W	by REG_RST by Watchdog	1	
3	EN_TIMER	R/W	by REG_RST by Watchdog	1	Charging Safety Timer Enable 0 – Disable 1 – Enable
2	CHG_TIMER[1]	R/W	by REG_RST by Watchdog	1	Fast Charge Timer Setting 00 – 5 hrs 01 – 8 hrs 10 – 12 hrs 11 – 20 hrs
1	CHG_TIMER[0]	R/W	by REG_RST by Watchdog	0	
0	JEITA_ISET	R/W	by REG_RST by Watchdog	1	JEITA Low Temperature Charge Current Setting 0 – 50% of CC 1 – 20% of CC

# ET95251

## REG08, Default = 0x03

Bit	Field	Type	Reset	Default	Description	
7	BAT_COMP[2]	R/W	by REG_RST by Watchdog	0	80mΩ	IR Compensation Resistor Setting Range: 0 – 140mΩ Default: 0mΩ (000) (i.e. Disable IR Comp)
6	BAT_COMP[1]	R/W	by REG_RST by Watchdog	0	40mΩ	
5	BAT_COMP[0]	R/W	by REG_RST by Watchdog	0	20mΩ	
4	VCLAMP[2]	R/W	by REG_RST by Watchdog	0	128mV	IR Compensation Resistor Setting Offset: 0mV Range: 0 – 224mV Default: 0mV (000)
3	VCLAMP[1]	R/W	by REG_RST by Watchdog	0	64mV	
2	VCLAMP[0]	R/W	by REG_RST by Watchdog	0	32mV	
1	TREG[1]	R/W	by REG_RST by Watchdog	1	Thermal Regulation Threshold 00 - 60°C 01 - 80°C 10 - 100°C 11 - 120°C	
0	TREG[0]	R/W	by REG_RST by Watchdog	1		

# ET95251

## REG09, Default = 0x44

Bit	Field	Type	Reset	Default	Description
7	Reserved	R	N/A	0	Reserved
6	TMR2X_EN	R/W	by REG_RST by Watchdog	1	Safety Timer Setting during DPM or Thermal Regulation 0 – Safety timer not slowed by 2X during input DPM or thermal regulation 1 – Safety timer slowed by 2X during input DPM or thermal regulation
5	BATFET_DIS	R/W	by REG_RST	0	Force BATFET off to enable ship mode 0 – Allow BATFET turn on 1 – Force BATAFET off
4	JEITA_VSET	R/W	by REG_RST by Watchdog	0	JEITA High Temperature Charge Voltage Setting 0 – Set Charge Voltage to VREG-200mV during JEITA high temperature 1 – Set Charge Voltage to VREG during JEITA high temperature
3	BATFET_DLY	R/W	by REG_RST	0	BATFET turn off delay when BATET_DIS bit is set 0 – Add 33ms delay time 1 – Add 10s delay time
2	BATFET_RST_EN	R/W	by REG_RST	1	BATFET full system reset enable 0 – Disable BATFET full system reset 1 – Enable BATFET full system reset
1	Reserved	R	N/A	0	Reserved
0	Reserved	R	N/A	0	Reserved

# ET95251

## REG0A, Default = 0x73

Bit	Field	Type	Reset	Default	Description	
7	BOOSTV[3]	R/W	by REG_RST by Watchdog	0	512mV	Boost Mode Voltage Regulation Offset: 4.55V Range: 4.55V – 5.51V Default: 4.998V (0111)
6	BOOSTV[2]	R/W	by REG_RST by Watchdog	1	256mV	
5	BOOSTV[1]	R/W	by REG_RST by Watchdog	1	128mV	
4	BOOSTV[0]	R/W	by REG_RST by Watchdog	1	64mV	
3	PFM_DIS	R/W	by REG_RST	0	PFM mode disable 0 – Allow PFM (default) 1 – Disable PFM	
2	BOOST_LIM[2]	R/W	by REG_RST by Watchdog	0	Boost Mode Current Limit 000: 0.5A 001: 0.75A 010: 1.2A 011: 1.4A 100: 1.65A 101: 1.875A 110: 2.15A 111: 2.45A Default: 1.4A (011)	
1	BOOST_LIM[1]	R/W	by REG_RST by Watchdog	1		
0	BOOST_LIM[0]	R/W	by REG_RST by Watchdog	1		

# ET95251

## REG0B, Default = 0x02

Bit	Field	Type	Reset	Default	Description
7	VBUS_STAT[2]	R	N/A	0	VBUS Status register 000: No Input 001: USB Host SDP 010: USB CDP (1.5A) 011: USB DCP (3.1A) 100: Adjustable High Voltage DCP (1.5A) 101: Unknown Adapter (500mA) 110: Non-Standard Adapter (1A/2A/2.1A/2.4A) 111: OTG Note: Software current limit is reported in IINLIM register
6	VBUS_STAT[1]	R	N/A	0	
5	VBUS_STAT[0]	R	N/A	0	
4	CHRG_STAT[1]	R	N/A	0	Charging Status 00 – Not Charging 01 – Pre-charge ( $<V_{BATLOWV}$ ) 10 – Fast Charging 11 – Charge Termination Done
3	CHRG_STAT[0]	R	N/A	0	
2	PG_STAT	R	N/A	0	Power Good Status 0 – Not Power Good 1 – Power Good
1	SDP_STAT	R	N/A	1	USB Input Status 0 – USB100 input is detected 1 – USB500 input is detected (this bit always read 1 when VBUS_STAT is not 001)
0	VSYS_STAT	R	N/A	0	VSYS Regulation Status 0 – Not in VSYSMIN regulation ( $BAT > V_{SYSMIN}$ ) 1 – In VSYSMIN regulation ( $BAT < V_{SYSMIN}$ )

# ET95251

REG0C, Default = 0x80

Bit	Field	Type	Reset	Default	Description
7	WATCHDOG_FAULT	R	N/A	1	I <sup>2</sup> C Watchdog Fault Status 0 – Normal 1 – Watchdog timer expiration
6	BOOST_FAULT	R	N/A	0	Boost Mode Fault Status 0 – Normal 1 – VBUS overloaded in OTG, or VBUS OVP, or battery is too low in boost mode
5	CHRG_FAULT[1]	R	N/A	0	Charger Fault Status 00 – Normal
4	CHRG_FAULT[0]	R	N/A	0	01 – Input fault (VBUS > V <sub>ACOV</sub> or V <sub>BAT</sub> < VBUS < V <sub>BUSMIN</sub> (typical 3.8V)) 10 – Thermal shutdown 11 – Charger Safety Timer Expiration
3	BAT_FAULT	R	N/A	0	Battery Fault Status 0 – Normal 1 – BATOVP (VBAT > VBATOVP)
2	NTC_FAULT[2]	R	N/A	0	NTC Fault Status Buck Mode: 000 – Normal
1	NTC_FAULT[1]	R	N/A	0	010 – TS Warm 011 – TS Cool 101 – TS Cold 110 – TS Hot
0	NTC_FAULT[0]	R	N/A	0	Boost Mode: 000 – Normal 101 – TS Cold 110 – TS Hot

# ET95251

## REG0D, Default = 0x12

Bit	Field	Type	Reset	Default	Description	
7	FORCE_VINDPM	R/W	by REG_RST	0	VINDPM Threshold Setting Method 0 – Run Relative VINDPM Threshold 1 – Run Absolute VINDPM Threshold	
6	VINDPM[6]	R/W	by REG_RST	0	6400mV	Absolute VINDPM Threshold Offset: 2.6V Range: 3.9V (0001101) – 15.3V (1111111) Default: 4.4V (0010010) Note: Value < 0001101 is clamped to 3.9V (0001101) Register is read only when FORCE_VINDPM=0 and can be written by internal control based on relative VINDPM threshold setting Register can be read/write when FORCE_VINDPM=1
5	VINDPM[5]	R/W	by REG_RST	0	3200mV	
4	VINDPM[4]	R/W	by REG_RST	1	1600mV	
3	VINDPM[3]	R/W	by REG_RST	0	800mV	
2	VINDPM[2]	R/W	by REG_RST	0	400mV	
1	VINDPM[1]	R/W	by REG_RST	1	200mV	
0	VINDPM[0]	R/W	by REG_RST	0	100mV	

## REG0E, Default = 0x00

Bit	Field	Type	Reset	Default	Description	
7	THERM_STAT	R	N/A	0	Thermal Regulation Status 0 – Normal 1 – In Thermal Regulation	
6	BATV[6]	R	N/A	0	1280mV	ADC conversion of Battery Voltage (VBAT) Offset: 2.304V Range: 2.304V (0000000) – 4.848V (1111111) Default: 2.304V (0000000)
5	BATV[5]	R	N/A	0	640mV	
4	BATV[4]	R	N/A	0	320mV	
3	BATV[3]	R	N/A	0	160mV	
2	BATV[2]	R	N/A	0	80mV	
1	BATV[1]	R	N/A	0	40mV	
0	BATV[0]	R	N/A	0	20mV	

# ET95251

## REG0F, Default = 0x80

Bit	Field	Type	Reset	Default	Description
7	ACOV_TH[0]	R/W	by REG_RST	1	ACOV threshold: LV version: 0 – 5.5V, 1 – 6.5V (5V input, default) HV version: 0 – 10.5V (9V input), 1 – 14V (12V input)
6	SYSV[6]	R	N/A	0	1280mV
5	SYSV[5]	R	N/A	0	640mV
4	SYSV[4]	R	N/A	0	320mV
3	SYSV[3]	R	N/A	0	160mV
2	SYSV[2]	R	N/A	0	80mV
1	SYSV[1]	R	N/A	0	40mV
0	SYSV[0]	R	N/A	0	20mV

ADC conversion of Battery Voltage (V<sub>SYS</sub>)  
Offset: 2.304V  
Range: 2.304V (0000000) – 4.848V (1111111)  
Default: 2.304V (0000000)

## REG10, Default = 0x80

Bit	Field	Type	Reset	Default	Description
7	ACOV_TH[1]	R/W	by REG_RST	1	ACOV threshold: 0 - LV version 1 - HV version
6	TSPCT[6]	R	N/A	0	29.76%
5	TSPCT[5]	R	N/A	0	14.88%
4	TSPCT[4]	R	N/A	0	7.44%
3	TSPCT[3]	R	N/A	0	3.72%
2	TSPCT[2]	R	N/A	0	1.86%
1	TSPCT[1]	R	N/A	0	0.93%
0	TSPCT[0]	R	N/A	0	0.47%

ADC conversion of TS Voltage (TS) as percentage of REGN  
Offset: 21%  
Range: 21% (0000000) – 80% (1111111)  
Default: 21% (0000000)

## REG11, Default = 0x00

Bit	Field	Type	Reset	Default	Description
7	VBUS_GD	R	N/A	0	VBUS Good Status 0 – Not VBUS attached 1 – VBUS attached
6	VBUSV[6]	R	N/A	0	6400mV
5	VBUSV[5]	R	N/A	0	3200mV
4	VBUSV[4]	R	N/A	0	1600mV
3	VBUSV[3]	R	N/A	0	800mV
2	VBUSV[2]	R	N/A	0	400mV
1	VBUSV[1]	R	N/A	0	200mV
0	VBUSV[0]	R	N/A	0	100mV

ADC conversion of VBUS voltage (VBUS)  
Offset: 2.6V  
Range: 4V (0001110) – 15.3V (1111111)

# ET95251

## REG12, Default = 0x00

Bit	Field	Type	Reset	Default	Description	
7	VREG_FT	R/W	by REG_RST by Watchdog	0	8mV	VREG Fine Tuning 0 = Disable (default) 1 = VREG+8mV
6	ICHGR[6]	R	N/A	0	3200mV	ADC conversion of Charge Current (IBAT) when VBAT > VBATSHORT Offset: 0mA Range: 0mA (0000000) – 6350mA (1111111) Default: 0mA (0000000) Note: This register returns 0000000 for $V_{BAT} < V_{BATSHORT}$
5	ICHGR[5]	R	N/A	0	1600mV	
4	ICHGR[4]	R	N/A	0	800mV	
3	ICHGR[3]	R	N/A	0	400mV	
2	ICHGR[2]	R	N/A	0	200mV	
1	ICHGR[1]	R	N/A	0	100mV	
0	ICHGR[0]	R	N/A	0	50mV	

## REG13, Default = 0x00

Bit	Field	Type	Reset	Default	Description	
7	VDPM_STAT	R	N/A	0	VINDPM Status 0 – Not in VINDPM 1 - VINDPM	
6	IDPM_STAT	R	N/A	0	IINDPM Status 0 – Not in IINDPM 1 - IINDPM	
5	IDPM_LIM[5]	R	N/A	0	1600mA	Input Current Limit in effect while Input Current Optimizer (ICO) is enabled Offset: 100mA Range: 100mA (000000) – 3.1A (111111) 0-1.65A: IINLIM=100+nx50 (mA) 1.7-3.1A: IINLIM=nx50-50(mA)
4	IDPM_LIM[4]	R	N/A	0	800mA	
3	IDPM_LIM[3]	R	N/A	0	400mA	
2	IDPM_LIM[2]	R	N/A	0	200mA	
1	IDPM_LIM[1]	R	N/A	0	100mA	
0	IDPM_LIM[0]	R	N/A	0	50mA	

# ET95251

## REG14, Default = 0x1C

Bit	Field	Type	Reset	Default	Description
7	REG_RST	R/W	N/A	0	Register Reset 0 – Keep current register setting 1 – Reset to default register value and reset safety timer Note: Reset to 0 after register reset is completed
6	Reserved	R	N/A	0	Reserved
5	PN[2]	R	N/A/	0	Part Number 011: ET95251
4	PN[1]	R	N/A/	1	
3	PN[0]	R	N/A/	1	
2	TS_PROFILE	R	N/A	1	Temperature Profile 1 – JEITA (default)
1	Rev[1]	R	N/A	0	Device Revision: 00
0	Rev[0]	R	N/A	0	

## REG15, Default = 0x00

Bit	Field	Type	Reset	Default	Description
7	DP_DAC[2]	R/W	by REG_RST	0	D+/D- Pin Output Driver 000 – HiZ mode (default)
6	DP_DAC[1]	R/W	by REG_RST	0	
5	DP_DAC[0]	R/W	by REG_RST	0	001 – 0V (V0P0_VSRC)
4	DM_DAC[2]	R/W	by REG_RST	0	010 – 0.6V (V0P6_VSRC)
3	DM_DAC[1]	R/W	by REG_RST	0	011 – 1.2V (V1P2_VSRC)
2	DM_DAC[0]	R/W	by REG_RST	0	100 – 2.0V (V2P0_VSRC) 101 – 2.7V (V2P7_VSRC) 110 – 3.3V (V3P3_VSRC) 111 – Reserved Register bits are reset to default value when input source is plugged and can be changed after D+/D- detection is completed.
1	EN_12V	R/W	by REG_RST	0	Enable 12V detection for HVDCCP 0 – Disable 12V Detection (default) 1 – Enable 12V Detection
0	FORCE_DSEL	R/W	by REG_RST	0	DSEL Pin Control 0 – Allow DSEL pin inactive 1 – Force DSEL pin active

# ET95251

## REG16, Default = 0x00

Bit	Field	Type	Reset	Default	Description
7	Reserved	R	N/A	0	Reserved
6	DBS_SLEEP	R/W	by REG_RST	0	Debounce time for sleep mode falling edge 0 – 0us 1 – 12us
5	DBS_ILOW	R/W	by REG_RST	0	Debounce time for ILOW (End-Of-Charge current detection) 0 – 250ms 1 – 1s
4	DBS_BATOVP	R/W	by REG_RST	0	BAT_OVP debounce time 0 – 10us 1 – 320us
3	DBS_BATOCP	R/W	by REG_RST	0	BAT_OCP debounce time To turn off OTG: 0 – 128us, 1 – 1ms To turn off BATFET: 0 – 256us, 1 – 2ms
2	DBS_OTGOUVP	R/W	by REG_RST	0	OTG OVP/UVP debounce time 0 – 8ms 1 – 50ms
1	DBS_BUSOCP	R/W	by REG_RST	0	OTG BUS_OCP debounce time 0 – 16ms 1 – 128us
0	DBS_LSOCP	R/W	by REG_RST	0	OTG LS_OCP debounce time 0 – 16 cycles 1 – 64 cycles

# ET95251

## REG17, Default = 0x20

Bit	Field	Type	Reset	Default	Description
7	OPT_ILMT	R/W	by REG_RST	0	OTG OCP mode 0 – ILMT_OCP 1 – Hiccup-OCP
6	OPT_BATGD	R/W	by REG_RST	0	BAT_GD=0 automatically exit HIZ mode 0 – Disable 1 – Enable
5	OPT_IBUSLOW	R/W	by REG_RST	1	IBUSLOW=0 blanking sleep mode 0 – Disable 1 – Enable
4	OPT_TREG_DIS	R/W	by REG_RST	0	Disable TREG function
3	TS_PIN_DIS	R/W	by REG_RST	0	Disable TS pin
2	OTG_PIN_DIS	R/W	by REG_RST	0	Disable OTG pin (only use OTG_CONFIG bit)
1	DRV_CAP	R/W	by REG_RST	0	DP/DM DAC driving capability 0 – 2mA 1 – 10mA
0	SINKI	R/W	by REG_RST	0	DP/DM sink current in BC1.2 detection 0 – 50uA 1 – 100uA

## Application and Implementation

### Application information

A typical application consists of the device configured as an I<sup>2</sup>C controlled power path management device and a single cell battery charger for Li-Ion and Li-polymer batteries used in a wide range of smartphones and other portable devices. It integrates an input reverse-block FET (RBFET, Q1), high-side switching FET (HSFET, Q2), low-side switching FET (LSFET, Q3), and BATFET (Q4) between the system and battery. The device also integrates a bootstrap diode for the high-side gate drive.

### Typical Application Diagram




Figure 20. ET95621 with D+/D- Interface and PD PHY

### Design Requirements

For this design example, use the parameters shown in [Table 7](#).

Table 7. Design Parameter

PARAMETERS	VALUES
Input voltage range	3.9 V to 14 V
Input current limit	1.5 A
Fast charge current	5000 mA
Output voltage	4.352 V
V <sub>REF</sub> system pull up voltage	1.8 V - 3.3 V

## Detailed Design Procedure

### Inductor Selection

The device has 1.5 MHz switching frequency to allow the use of small inductor and capacitor values. The Inductor saturation current should be higher than the charging current ( $I_{CHG}$ ) plus half the ripple current ( $I_{RIPPLE}$ ):

$$I_{SAT} \geq I_{CHG} + (1/2) I_{RIPPLE} \quad (5)$$

The inductor ripple current depends on the input voltage ( $V_{BUS}$ ), the duty cycle ( $D = V_{BAT}/V_{BUS}$ ), the switching frequency ( $f_S$ ) and the inductance ( $L$ ):

$$I_{RIPPLE} = \frac{V_{BUS} \times D \times (1-D)}{f_S \times L} \quad (6)$$

The maximum inductor ripple current happens with  $D = 0.5$  or close to 0.5. Usually inductor ripple is designed in the range of (20–40%) maximum charging current as a trade-off between inductor size and efficiency for a practical design.

### Buck Input Capacitor

Input capacitor should have enough ripple current rating to absorb input switching ripple current. The worst case RMS ripple current is half of the charging current when duty cycle is 0.5. If the converter does not operate at 50% duty cycle, then the worst case capacitor RMS current  $I_{PMID}$  occurs where the duty cycle is closest to 50% and can be estimated by Equation 7:

$$I_{PMID} = I_{CHG} \times \sqrt{D \times (1-D)} \quad (7)$$

Low ESR ceramic capacitor such as X7R or X5R is preferred for input decoupling capacitor and should be placed to the drain of the high side MOSFET and source of the low side MOSFET as close as possible. Voltage rating of the capacitor must be higher than normal input voltage level. 25 V rating or higher capacitor is preferred for up to 14V input voltage. 8.2 $\mu$ F capacitance is suggested for typical of 3 A – 5 A charging current.

### System Output Capacitor

Output capacitor also should have enough ripple current rating to absorb output switching ripple current. The output capacitor RMS current  $I_{COUT}$  is given:

$$I_{CSYS} = \frac{I_{RIPPLE}}{2 \times \sqrt{3}} \approx 0.29 \times I_{RIPPLE} \quad (8)$$

The output capacitor voltage ripple can be calculated as follows:

$$\Delta V_O = \frac{V_{SYS}}{8LC_{SYS}f_S^2} \left( 1 - \frac{V_{SYS}}{V_{BUS}} \right) \quad (9)$$

At certain input/output voltage and switching frequency, the voltage ripple can be reduced by increasing the output filter LC. The charger device has internal loop compensator. To get good loop stability, 1 $\mu$ H and minimum of 20 $\mu$ F output capacitor is recommended. The preferred ceramic capacitor is 6V or higher rating, X7R or X5R.

## Layout

### Layout Guidelines

The switching node rise and fall times should be minimized for minimum switching loss. Proper layout of the components to minimize high frequency current path loop (see [Figure 21.](#)) is important to prevent electrical and magnetic field radiation and high frequency resonant problems. Follow this specific order carefully to achieve the proper layout.

1. Place input capacitor as close as possible to PMID pin and GND pin connections and use shortest copper trace connection or GND plane.
2. Place inductor input pin to SW pin as close as possible. Minimize the copper area of this trace to lower electrical and magnetic field radiation but make the trace wide enough to carry the charging current. Do not use multiple layers in parallel for this connection. Minimize parasitic capacitance from this area to any other trace or plane.
3. Put output capacitor near to the inductor and the device. Ground connections need to be tied to the IC ground with a short copper trace connection or GND plane.
4. Route analog ground separately from power ground. Connect analog ground and connect power ground separately. Connect analog ground and power ground together using thermal pad as the single ground connection point. Or using a  $0\Omega$  resistor to tie analog ground to power ground.
5. Use single ground connection to tie charger power ground to charger analog ground. Just beneath the device. Use ground copper pour but avoid power pins to reduce inductive and capacitive noise coupling.
6. Place decoupling capacitors next to the IC pins and make trace connection as short as possible.
7. It is critical that the exposed thermal pad on the backside of the device package be soldered to the PCB ground. Ensure that there are sufficient thermal vias directly under the IC, connecting to the ground plane on the other layers.

Ensure that the number and sizes of vias allow enough copper for a given current path.

### Layout Example





Figure 21. High Frequency Current Path

# ET95251

## PACKAGE OUTLINE DIMENSIONS



SYMBOL	Unit: MILLIMETER		
	MIN	NOM	MAX
A	0.70	0.75	0.80
A1	-	0.02	0.05
b	0.18	0.25	0.30
c	0.18	0.20	0.25
D	3.90	4.00	4.10
D2	2.60	2.70	2.80
e	0.50BSC		
Ne	2.50BSC		
Nd	2.50BSC		
E	3.90	4.00	4.10
E2	2.60	2.70	2.80
L	0.35	0.40	0.45
h	0.30	0.35	0.40

# ET95251

---

## Revision History and Checking Table

Version	Date	Revision Item	Modifier	Function & Spec Checking	Package & Tape Checking
1.0	2025-06-21	Official Version	Chen Zuxiong	Xia Yongjie	Liu Jiaying
1.1	2025-08-29	Update VBUS overcurrent protection	Chen Zuxiong	Xia Yongjie	Liu Jiaying
1.2	2025-09-02	Update EC table	Chen Zuxiong	Xia Yongjie	Liu Jiaying