

4.5 ~ 13.8V, 0.73 ~ 5A, Current Limit Power Switch with Reverse Block

General Description

The ET20174 is a current limit N-Channel MOSFET power switch. It is designed to protect circuitry on the output from transients on the input. It also protects the input from undesired shorts and transients coming from the output.

The current limit magnitude is controlled by an external resistor from ILIMIT to GND. It is fixed 0.73A when ILIMIT is floating. Programmable soft-start time controls the slew rate of the output voltage during the start-up time. It can be controlled by the DV/DT pin setting.

The ET20174 offer a GATE drive signal connected to an external N-Channel MOSFET gate to block current flowing from the output to the input when the IC is disable, power off or thermal shutdown.

The output voltage will be clamped at 15V when the input voltage exceeds 15V.

Features

- V_{IN} Operating Range: 4.5V to 13.8V, $V_{IN_MAX}=20V$
- Fixed Over-Voltage Clamp: 15V
- Fault Response After OTP: Latched
- Programmable Current Limit and Soft-Start Time
- Short-Circuit Protection
- Typical R_{ON} : 31m Ω From Input to Output Power Path
- Very Low Quiescent Current: 110 μ A (Typ)
- Reverse-Blocking MOSFET Driver
- Over-Current Protection
- Internal Thermal Shutdown Protection
- ESD Human Body Model Protected: All pins \pm 2KV Pass
- Package Information


Part No.	Package	Packing Option	MSL
ET20174	DFN10 (3mm \times 3mm)	Tape and Reel, 3K/Reel	Level 1

Application

- SSD Hard Disk
- PC Cards
- Wireless Modem Data Cards
- USB Power Distribution/USB Protection
- Server PC

ET20174

Pin Configuration



Pin Function

Pin	Name	Description
1	DV/DT	Soft start programming pin. Connect a capacity from DV/DT to GND to set the DV/DT slew rate.
2	EN	This is a dual function control pin. When used as an ENABLE pin and pulled down, it shuts off the internal pass MOSFET. When pulled high, it enables the device. As an UVLO pin, it can be used to program different UVLO trip point via external resistor divider.
3,4,5	VCC	Power supply input. Must be closely decoupled to GND pins with a 1uF or greater ceramic capacitor. Connect VCC using a wide PCB trace.
6,7,8	SOURCE	Source of internal power n-channel MOSFET and the output terminal.
9	GATE	Gate pin for external reverse-current block MOSFET.
10	ILIMIT	Current limit programming pin. Program the current limit by connecting a resistor to GND. Floating ILIMIT pin to achieve a 0.73A fixed current limit.
11	GND	Ground pin.

Block Diagram




Figure 2. Block Diagram

ET20174

Operation

ET20174 is an integrated power switch with a low $R_{DS(ON)}$ N-Channel MOSFET. When the ET20174 turns on, it can deliver up to 5A continuous current to load. When the device is active, the device only consumes 110uA supply current if no load.

Power Supply Considerations

At least 1uF MLCC capacitor between VCC and GND, close to the device, is recommended. Placing a high-value electrolytic capacitor on the output pin is recommended when the output load is heavy. This precaution reduces power-supply transients that may cause ringing on the input and minimize the input voltage droops. Additionally, bypassing the output with a 10uF MLCC capacitor improves the immunity of the device to short-circuit transients.

Over-Voltage Clamp

The recommended operating voltage range is 4.5V~13.8V. The device can continuously sustain a voltage of 20V on VCC pin. However, above the recommended maximum bus voltage, the device is in over-voltage protection (OVP) mode, limiting the output voltage to V_{OVC} . The power dissipation in OVP mode is $P_{D_OVP} = (VCC - V_{OVC}) \times I_{Load}$, which can potentially heat up the device and cause thermal shutdown.

Current Limit (ILIMIT)

A sense FET is employed to check for over current conditions. When an over current condition is detected, the device maintains a constant output current and reduces the output voltage accordingly. ET20174 will limit the current until the overload condition is removed or the device begins to thermal cycle.

The current limit can be programmed by an external resistor. It can be approximated with equation below.

$$I_{LIMIT} = 0.7 + 3 \times 10^{-5} \times R_{LIMIT}$$

The ET20174 allows I_{LIMIT} to be floated during operation. The internal fixed current limit threshold is set at 0.73A. The current limit response time is about 20us⁽¹⁾.

Short-Circuit Protection (SCP)

During a transient short circuit event, the current through the device increases very rapidly. The current-limit amplifier cannot respond very quickly to this event due to its limited bandwidth. Therefore, the ET20174 incorporates a fast-trip comparator, which shuts down the pass device very quickly when $I_{OUT} > I_{FASTRIP}$, and terminates the rapid short-circuit peak current. The trip threshold is set to 50% higher than the programmed overload current limit ($I_{FASTRIP} = 1.5 \times I_{LIMIT}$). After the transient short-circuit peak current has been terminated by the fast-trip comparator, the current limit amplifier smoothly regulates the output current to I_{LIMIT} .

To prevent safe operating area (SOA) damage during a high input voltage short-circuit protection(SCP) condition, the IC current limit folds back when the power MOSFET VDS voltage is above the typical 11V and the junction temperature is over 100°C.

Soft Start

The soft start time can be set by an external capacity connecting from DV/DT to GND. The soft start time can be calculated with Equation:

$$t_{DVDT} = \frac{VCC}{GAIN} \times (C_{DVDT} + 70pF) / I_{DVDT} = 10^6 \times VCC \times (C_{DVDT} + 70pF)$$

where:

- GAIN=8V
- $I_{DVDT}=125nA$

The dV/dt slew rate is determined by external DVDT capacitor.

Reverse-Blocking MOSFET Driver

The ET20174 has a GATE pin to provide an external N-channel MOSFET gate drive signal for reverse-current-protection (RCP).

If GATE pin float, there is no RCP function.

Thermal Protection - Latched

Thermal protection prevents damage to the IC when heavy-overload or short-circuit faults are present for extended periods of time. The ET20174 implements a thermal sensing to monitor the operating junction temperature of the power MOSFET. In an over-current or short-circuit condition, the junction temperature rises due to excessive power dissipation.

Once the die temperature rises to approximately 155°C due to over-current conditions, the internal thermal sense circuitry turns the power switch off, thus preventing the power switch from damage. The chip will restart when re-enable or re-power-on.

Three events can pull down the GATE voltage: VIN below the under-voltage lockout (UVLO), the enable (EN) voltage below the low level threshold, or thermal shutdown. If any of these conditions occur, GATE sinks the current from the gate of the external MOSFET to initiate a fast turn-off.

Note1: Test condition is as $V_{IN}=12V$, $I_{LIMIT}=3.7A$, $T_A=25^{\circ}C$, $C_{OUT}=0\mu F$. Current Limit Response Time is the time difference between I_{OUT} first exceeding I_{LIM} and falling back to I_{LIM} . and falling back to I_{LIMIT} . Short-circuit Response Time is the time difference between I_{OUT} exceeding $I_{FASTRIPO}$ and falling back to 0A.

ET20174

Absolute Maximum Ratings

Symbol	Parameters	Min	Max	Unit	
V _{CC} , V _{SOURCE}	V _{CC} , SOURCE to GND	-0.3	20	V	
V _{GATE}	GATE to GND	-0.3	V _{SOURCE} +5.5	V	
V _{ILIMIT} , V _{EN} , V _{DVDT}	ILIMIT, EN, DV/DT to GND	-0.3	7	V	
P _D	Power Dissipation at T _A = +85°C ⁽²⁾		1.05	W	
T _J	Junction Temperature	-40	+150	°C	
T _{STG}	Storage Junction Temperature	-65	+150	°C	
T _{SOLD}	Soldering Temperature (reflow)		+260	°C	
V _{ESD}	Electrostatic Discharge Capability	Human Body Mode, ESDA/JEDEC JS-001-2023	-2.0	+2.0	KV
		Charged Device Mode, ESDA/JEDEC JS-002-2022	-1.5	+1.5	KV

Note2: The maximum allowable Power Dissipation is recording to maximum allowable Junction Temperature.

$$P_{D(MAX)}@T_A=(T_{J(MAX)}-T_A)/\theta_{JA}$$

Recommended Operating Conditions

Symbol	Parameter	Min	Max	Unit
V _{IN}	DC Input Voltage	4.5	13.8	V
I _{OUT}	DC Output Current Limit	0.73	5.0	A
T _A	Operating Temperature Range	-40	+85	°C

ET20174

Electrical Characteristics

Unless otherwise noted, $V_{CC}=12V$, $R_{LIMIT}=NS$, $C_{DVDT}=FLOAT$, $C_{OUT}=10\mu F$, $T_A=-40^{\circ}C$ to $85^{\circ}C$, typical value is tested at $T_A=25^{\circ}C$.

Symbol	Parameters	Conditions	Min	Typ	Max	Unit
Basic Operation						
V_{IN}	Input Voltage		4.5		13.8	V
I_Q	V_{IN} Quiescent Current	$V_{EN} = High$		110	150	μA
I_S	V_{IN} Shutdown Current	$V_{EN} = GND$		11	25	μA
Power MOSFET						
R_{ON}	On-Resistance of Switch IN-OUT	$R_{LIMIT}=100K\Omega$, $I_{OUT}=1A$		31	60	$m\Omega$
t_{DELAY}	Turn-on Delay Time	EN/UVLO \rightarrow H, $I_{VCC} = 100mA$, 1A resistive load at SOURCE		280		μs
I_{OFF}	Off-state Output Leakage Current	$V_{CC} = 12V$, $V_{EN} = GND$		0.1	3	μA
V_{UVLO_R}	Under Voltage Lockout Threshold	V_{IN} Rising	4.15	4.3	4.5	V
$V_{UNLOHYS}$	UVLO Hysteresis			190		mV
V_{OVC}	Over-voltage clamp	$V_{CC}>16.5V$, $I_{OUT}=10mA$	13.8	15	16.5	V
DV/DT						
t_{DVDT}	Output Ramp Time	EN \rightarrow H to $V_{SOURCE} = 11.7V$, $V_{CC}=12V$, $C_{DVDT} = 0$	0.7	1	1.3	ms
		EN \rightarrow H to $V_{SOURCE} = 11.7V$, $V_{CC}=12V$, $C_{DVDT}= 1nF$		15		ms
V_{DVDT_MAX}	DV/DT Max Capacitor Voltage			5		V
$I_{DV/DT}$	DV/DT Current	$V_{DV/DT} = 0.5V$		125		nA
$GAIN_{DVDT}^{(3)}$	DV/DT to OUT Gain			8		V/V
Current Limit						
I_{LIMIT_NO}	Current Limit at Normal Operation	I_{LIMIT} Float, $V_{CC}=12V$		0.73		A
		$R_{LIMIT} = 0\Omega$, $V_{CC}=12V$		0.84		A
		$R_{LIMIT} = 10K\Omega$, $V_{CC}=12V$		1.1		A
		$R_{LIMIT} = 45.3K\Omega$, $V_{CC}=12V$	1.79	2.07	2.42	A
		$R_{LIMIT} = 100k\Omega$, $V_{CC}=12V$	3.46	3.7	4.03	A
		$R_{LIMIT} = 150k\Omega$, $V_{CC}=12V$	4.5	5.0	5.7	A
I_{LIM_B}	ILIM Bias Current	$R_{LIMIT}=0\Omega$		10		μA
Enable (EN)						
V_{EN_RISING}	EN Rising Threshold		1.37	1.45	1.54	V
V_{EN_HYS}	EN Hysteresis			250		mV

ET20174

Electrical Characteristics (Continued)

Unless otherwise noted, $V_{CC}=12V$, $R_{LIMIT}=NS$, $C_{DVDT}=FLOAT$, $C_{OUT}=10\mu F$, $T_A=-40^{\circ}C$ to $85^{\circ}C$, typical value is tested at $T_A=25^{\circ}C$.

Symbol	Parameters	Conditions	Min	Typ	Max	Unit
GATE						
I_{G_SOURCE}	GATE Maximum Source Current	$V_{CC}=12V$, $EN=5V$, $V_{GATE}=V_{CC}$	8	11	13	μA
I_{G_SINK}	GATE Maximum Sink Current	$V_{CC} = V_{SOURCE} = 5.5V$, $V_{GATE} = 10.5V$, $EN=0$		57		μA
V_{GATE}	GATE Voltage	$R_{LIMIT}=100K\Omega$, $I_{OUT} = 1A$		$V_{CC}+4.6$		V
OTP						
$T_{SD}^{(3)}$	Thermal Shutdown			155		$^{\circ}C$
$T_{SD_HYS}^{(3)}$	Thermal-shutdown Hysteresis			30		$^{\circ}C$

Note3: Guaranteed by design

Application Circuits




Figure 3. Typical Application Circuit without RCB MOSFET





Figure 4. Typical Application Circuit with RCB MOSFET

- *: This electric circuit only supplies for reference.
- *: C_{DVDT} is the capacitance position of the DVDT terminal to GND, used to adjust the Soft start time.
- *: R_{LIMIT} is the resistance position of the ILIMIT terminal to GND, used to adjust the current limit.
- *: The R1/R2 resistor is used for EN enable control, and a suitable resistance value needs to be configured to ensure that VEN is greater than V_{EN_RISING} under V_{IN_MIN} , or EN uses the GPIO control.

ET20174

Package Dimension

DFN10-3×3




COMMON DIMENSIONS
(Unit: mm)


SYMBOL	MIN	NOM	MAX
A	0.70	0.75	0.80
A1	0.00	-	0.05
A2	0.20 REF		
b	0.20	0.25	0.35
b1	0.20	0.25	0.30
D	2.95	3.00	3.05
E	2.95	3.00	3.05
D1	2.25	2.40	2.50
E1	1.50	1.65	1.75
e	0.50 BSC		
L	0.30	0.40	0.50

ET20174

Marking



Tape Information



Revision History and Checking Table

Version	Date	Revision Item	Modifier	Function & Spec Checking	Package & Tape Checking
1.0	2026-01-20	Officially Version	Zoucmm	Xuw	Shibo