

## 7-Channel LDO PMIC for Camera Applications

#### **General Description**

The ET5907 is CMOS-based low-dropout, low-power linear regulator. It's a 7-channel integrated LDOs for camera applications. Two channels offering max 1200mA with NMOS pass transistor, five channels offering max 400mA with PMOS pass transistor. ET5907 include 1000kHz high speed I2C interface, the function setting is flexible such as Under voltage lockout (UVLO), power sequence, output voltage, output discharge, current limit per channel. The chip enable control support EN pin control and I2C control.

The ET5907 is available in 20-bump, 0.35 mm pitch, Wafer-Level Chip-Scale Package (WLCSP).

#### **Features**


- LDO1 and LDO2
  - VIN12 input voltage range: 1.0V to 2.0V
  - Programmable Output Voltage 0.8V to 1.8V in 6mV steps
  - Max 1200mA Output Current Capability
  - Ultra Low dropout: Typ.80mV at 800mA, 1.05V Output
- LDO3~LDO7
  - VIN34/VIN5/VIN6/VIN7 input voltage range: 1.9 V to 5.5V
  - Programmable Output Voltage 1.5V to 3.75V in 10mV steps
  - Max 400mA Output Current Capability
  - Less than 20uV(typ) Noise
  - Ultra Low dropout: Typ. 85mV at 300mA, 2.8V Output
- Very Low input quiescent current of Typ. 150μA
- Operation guaranteed with battery voltage down to 2.7V
- Programmable Power Start-Up/Down Sequencing
- Built-in thermal Global Shutdown Protection (OTP)
- Built-in under Voltage Global Shutdown Protection(UVP)
- Built-in over current protection(OCP) and auto-discharging circuit
- Built-in under voltage lockout (UVLO)
- I<sup>2</sup>C serial control to program output voltage and features
- Package Information:

| Part No. | Package                | MSL     |  |
|----------|------------------------|---------|--|
| ET5907   | WLCSP-20 1.85mm×1.48mm | Level 1 |  |

#### **Applications**

- Constant-voltage power supply for battery-powered device
- Constant-voltage power supply for smartphones, tablets
- Constant-voltage power supply for cameras, DVRs, STB and camcorders

## **Pin Configuration**




TOP View (Bumps Down) WLCSP-20

#### **Pin Function**

| Pin No. | Pin Name | Pin Function  |  |  |
|---------|----------|---|--|--|
| A1      | VIN6     | Input power pin for LDO6.   |  |  |
| A2      | VIN7     | Input power pin for LDO7.   |  |  |
| A3      | LDO7     | LDO7 regulator output   |  |  |
| A4      | LDO2     | LDO2 regulator output   |  |  |
| A5      | VIN12    | Input power pin for LDO1 and LDO2.  |  |  |
| B1      | LDO6     | LDO6 regulator output   |  |  |
| B2      | INTN     | Interface pin for interrupts. Open drain output.  |  |  |
| В3      | SDA      | I2C Data pin. Node should be tied high through a pull up resistor.  |  |  |
| B4      | SCL      | I2C Clock pin. Node should be tied high through a pull up resistor.   |  |  |
| B5      | LDO1     | LDO1 regulator output   |  |  |
| C1      | LDO4     | LDO4 regulator output   |  |  |
| C2      | AGND     | Ground pin.   |  |  |
| C3      | AGND     | Ground pin.   |  |  |
| C4      | RESET_N  | RESET_N pin is used to enable basic circuits necessary for controlling the PMIC. The RESET_N pin has an internal pull-down and should always be connected to a logic high or low. |  |  |
| C5      | VREF     | Reference bypass pin. If used, connect a 100nF capacitor between this pin and analog ground.  |  |  |
| D1      | LDO3     | LDO3 regulator output   |  |  |
| D2      | VIN34    | Input power pin for LDO3 and LDO4.  |  |  |
| D3      | VSYS     | System power pin. Route trace from system to this pin.  |  |  |
| D4      | VIN5     | Input power pin for LDO5.   |  |  |
| D5      | LDO5     | LDO5 regulator output   |  |  |

### **Block Diagram**



#### **Functional Description**

ET5907 has 7 LDO regulators. LDO1/2 are using NMOS pass transistor for output voltage regulation. The others LDOs are using PMOS pass transistor for output voltage regulation. The ET5907 LDO1 and LDO2 output voltages can be programmed via I2C from 0.8V to 1.8V in 6mV steps and LDO3-LDO7 can programmed from 1.5V to 3.75V in 10mV steps using the associated I2C registers. The voltage transition going from a lower to a higher voltage is a single step with transition time dependent on output current and output capacitance. The output current drives the voltage slew rate from higher to lower voltage transitions.

The device is in reset when the RESET\_N is low and will power up the device's main control circuits when RESET N is pulled high.

If LDOx\_EN bits are set to 1 prior to RESET\_N being asserted high, the LDOs will power up a short time after RESET\_N is pulled high. When the RESET\_N pin is pulled low, any interrupt bits in registers 0x15 to 0x17 will be cleared along with the status bits in 0x18 to 0x21. Additionally, all fault counters will reset to 0.

Enable of each LDO can be accomplished using I2C register LDOx\_EN bit in register 0x03 or the LDOs can be powered up/down sequentially using the Sequence State Machine, settable using the register bits in registers 0x0B to 0x0F. The device is also designed to support multiple start-up or shut-down sequences for multiple module loads.

The current limit and deglitch timer of each LDO can be programmed to optimize the LDO performance for the application. The device monitors each power input pin and each LDO output. If any of these below a threshold a status and interrupt bit are set.

#### **RESET\_N PIN and ENABLE BITS**


The tables below provide the states of the LDOs based on the combination of the enable pins and register bits.

| RESET_N | LDOX_SEQ | LDOX_EN | SEQ_CONTROL<br>Dependent | On/Off |
|---------|----------|---------|--------------------------|--------|
| Low     | 000      | 0       | No                       | Off    |
| High    | 000      | 0       | No                       | Off    |
| Low     | >000     | 0       | No                       | Off    |
| High    | >000     | 0       | Yes                      | CNTL   |
| Low     | 000      | 1       | No                       | Off    |
| High    | 000      | 1       | No                       | ON     |
| Low     | >000     | 1       | No                       | Off    |
| High    | >000     | 1       | Yes                      | CNTL   |

**Note**: CNTL indicates that the state of the output will be dependent on the setting of the seq\_ctrl[1:0] bits. When RESET N is high, seq\_ctrl[1:0]=2'b01 will enable any outputs based on their LDOX\_SEQ>000.

#### Power up/down sequence control

The recommended power on sequence of ET5907 is to power on VSYS first, then power on input power VINx, then set RESET\_N to high level, and then enable LDOx. The corresponding power off sequence is to turn off LDOx first, then set RESET\_N to low level, then power off input power VINx, and finally power off VSYS.



The ET5907 LDO's can be enabled two ways using the I2C register bits if RESET\_N is high.

- 1. Setting LDOX\_SEQ=000 in 0x0B(LDO12\_SEQ) or 0x0C(LDO34\_SEQ) or 0x0D(LDO56\_SEQ) or 0x0E(LDO7\_SEQ) and the LDOX\_EN assigned to the LDO in register 0x03, ENABLE to 1.
- 2. Setting LDOX\_SEQ>000 in registers 0x0B/C/D/E and then set seq\_ctrl[1:0]=2'b01 in the 0x0F, SEQ\_CTR register.

ET5907 LDOs have internal soft-start which limits the battery current to the setting LDOX\_ILIM in register 0x02. If an LDO output fails to reach 90% of the programmed voltage at start-up, a UVP fault is declared. See the output UVP section for description of LDO.

Power-up and shut down of each regulator can be controlled by an I2C register. It can be set at the registers Idox\_seq[2:0] (x=1 to 7) respectively. Idox\_en is an internal signal to enable one of regulators, if Idox\_seq[2:0] set to '000', that LDOX channel can be controlled directly by a bit specified in register LDO\_EN. LDOX\_VSET[7:0] can set output voltage of each channel.


3. Automatic power up/down sequence control.

ET5907 has seven SLOTs to which each regulator can be assigned.


They are started by seq\_ctrl[1:0] signal. when seq\_ctrl[1:0] is set '01'. Internal counter seq\_cnt[2:0] starts increments from 0 ("000") to 7 ("111"). When seq\_ctrl[1:0] is set '10', seq\_cnt[2:0] decrements from 7 ("111") to 0 ("000"). Regulators assigned to one of SLOTs starts power-up or power-down.

The seq\_cnt[2:0] matches the SLOT number, when seq\_cnt[2:0]=000, it indicates that sequencing has completed or not started.

Internal logic signal seq\_on=1 indicates that sequencing is executing and somewhere between the start of slot 1 and the end of slot 7, seq\_on=0, it indicates that has completed or not started.



#### **Sequence Timing and Control**



#### State Description:

- 1. RESET\_N is asserted high and the band gap and internal clock are started. A minimum time of 100us needs to be allowed between RESET\_N being asserted high and seq\_ctrl[1:0] changed to 01 in order for the device to transition from shutdown to Sleep mode where the Bandgap and digital circuitry are enabled.
- 2. Upon seq\_ctrl[1:0] being set to 01, LDO5 is started in slot 1 (ldo5\_seq[2:0]=001). seq\_ctrl[1:0] bits are cleared immediately after the sequence is initiated. LDO1 and LDO3 are started in the associated slot given to their ldox\_seq value.
- 3. The ldo5\_seq[2:0] is set to 000, disabling the LDO.

- 4. Ido2\_seq[2:0] and Ido4\_seq[2:0] are set and a new sequence is started when seq\_ctrl[1:0] is set to 01 again. The state of any other LDO is not changed.
- 5. RESET N is pulled low and all LDOs are disabled.
- 6. RESET\_N is pulled high enabling the IC.
- 7. Ido5\_en is set to 1 and LDO5 is enable.
- 8. seq ctrl[1:0] is set to 10, starting a shutdown sequence
- 9. Asynchronous to the shutdown sequence LDO5 is disabled when Ido5\_en=0.

If an LDO faults during a start-up sequence, the other LDOs will still be started in their assigned time slot. The ldox\_seq[2:0] bits for the faulted LDO will remain set to the assigned slot. The system can then attempt to start the faulted LDO in another sequence by setting the seq\_ctrl[1:0] bits to 01 or by clearing the ldox\_seq[2:0] bits to 000 and then writing a "1" to the ldox\_en Enable bit.


#### **Shutdown**

To disable the ET5907 LDO(s), set the I2C register bit, Idox\_en assigned to the LDO in register 0x03 to 0 or if register, 0x0F, SEQ\_CTR bits [5:4], seq\_ctrl[1:0] is set to "10" and Idox\_seq[2:0]>000, the LDO(s) will be disabled in the Reserved order of time slot they are assigned. To do a global shutdown of all LDOs set the RESET\_N pin low.


#### **Multiple Fault Shutdown**


To prevent repetitive starting and faulting of an LDO, detection of 3 failures will result in a complete shutdown of the LDO. If for instance LDO1 where to have a qualifying UVP condition and the LDO was disabled, LDO1 will be restarted 20ms later. If LDO1 where disable three times due to any faults (UVP, OCP or Short Circuit), LDO1 would be permanently shutdown until it is re-enabled by I2C commands. When LDO1 is shutdown under such a condition, the LDO1\_EN bit is set to 0 and the Ido1\_seq[2:0] is set to 000. This shutdown behavior applies to all of the ET5907 LDOs.

If UVP, OCP occurs when flt\_sd\_b is set to 1, the LDO(s) is not disabled and the fault counter is not incremented, but the interrupt and status bits indicate the fault occurred. flt\_sd\_b=1 doesn't prevent shutdown of LDOs when VIN12, VIN34, VIN5, VIN6 or VIN7 are in a UVLO condition, but the fault counter is not incremented.



When flt\_sd\_b=0, if there are any combination of four VSYS\_UVLO and/or Thermal Shutdown faults(shutdown and after 20ms restart again for 4 times), the device will permanently shutdown and the chip\_susd\_stau bit will be set until RESET\_N has been set low and is asserted high again; When flt\_sd\_b=1, if there is VSYS\_UVLO or Thermal Shutdown faults, the device will shutdown and restart until the faults are released.





#### State Description:

- 1. A timer starts at the beginning of a UVP event and the UVP condition remains for the timer length(>50us), the converter is disabled for the first time.
- 2. The converter ldox\_uvp\_stau is set and 50us later the ldo\_uvp\_int bit is set and the INTN pin is pulled down. The converter is disabled and the ldo\_uvp\_stau bit is blanked, the ldox\_susd bit is set while the conveter is suspended until the next start. The fault\_cnt[1:0] is incremented upon shutdown.
- 3. The converter fails to reach UVP\_Rising(90% Vtarget) within 1ms of restart-up. Since the flt\_sd\_b=0, a second UVP failure is counted.
- 4. At the restart, the interrupt bit remains a 1until read. The Idox\_susd bit is reset by the restart action. The converter successfully reaches a voltage above UVP\_Rising within 1ms and runs. Meanwhile the flt\_sd\_b and Idox\_seg[2:0] are set to 1 and >000 respectively.
- 5. With flt\_sd\_b set to 1 when the fault occurs, the converter remains on, but the interrupt bit is set to one and INTN pin is pulled down. The ldox susd bit remains a "0" since the converter remains enabled.
- 6. The Ido\_uvp\_stau is set when the fault occurs, but clears when the converter is >90% of the target voltage.
- 7. When the converter is shutdown for the third time, the ldox\_en is set to 0; ldox\_seq is set to 000; The ldox\_uvp\_stau bit is set to 0. The fault\_cnt[1:0] keep three and ldox\_susd keep high level.
- 8. When RESET\_N is set low, the fault\_cnt[1:0] is cleared to 0 and Idox\_susd is cleared to 0. At the same time, Idox\_uvp\_int is cleared to 0. Another way to clear fault\_cnt[1:0] and Idox\_susd bits is reset the Idox\_en or Idox\_seg bit, and LDOx will restart again.

#### **UVLO Rising**

All LDOs use VSYS to power their analog and control circuitry. For proper operation the VSYS input is monitored for under voltage conditions. LDO1 and LDO2 use VIN12, LDO3 and LDO4 use VIN34, LDO5 uses VIN5, LDO6 uses VIN6 and LDO7 uses VIN7 to power their outputs.

If VSYS is greater than the POR threshold (~2.0V), but did not reach VSYS\_UVLO\_RISE when RESET\_EN is high, a UVLO interrupt vsys\_uvlo\_int bit and the status bit sys\_uvlo\_stau are set and the INTN pin is asserted low. When the LDO(s) are commanded to start or are running when VSYS falls below the UVLO threshold, but above VPOR, a re-start of the LDO(s) will be attempted again for the longer of 20ms (flt\_sd\_b=0) or when the VSYS rises above the VSYS\_UVLO\_RISE threshold. While in this state, the chip\_susd\_stau bit is set. The status bit remains set to "1" only while VSYS>VSYS\_UVLO\_RISE. The Interrupt bit will be cleared when read.

LDO1 and LDO2 may temporarily start if one or both VIN12 and VSYS have not reached VIN12\_UVLO THRESHOLD RISING or VSYS\_UVLO\_RISE level respectively prior to the LDO being enabled. If VSYS is good, but VIN12 is not when LDO1 and/or LDO2 are enabled, the interrupt bit Ido12\_uvlo\_int and status bit, Ido12\_uvlo\_stau are set and the INTN pin will be pulled low. Additionally, Ido1\_susd and/or Ido2\_susd will be set to "1" the longer of 20ms(flt\_sd\_b=0) or until VIN12 is greater than VVIN12\_UVLO\_RISE. At which time the SUSD bits will be cleared and the LDO(s) started. The Ido12\_uvlo\_stau, status bit remains set as long as VIN12 < VIN UVLO\_RISE. Similarly UVLO for VSYS, the LDO will not be restarted for a minimum of 20ms

and until VIN12 is greater than VIN12\_UVLO\_RISE. When the set output is low and the input voltage is less than 1.0V, the state of VIN12\_UVLO should be ignored.

UVLO for LDO3 and LDO4 are identical to that described above for LDO1 and LDO2. The UVLO threshold for LDO3 and LDO4 are VVIN34\_UVLO\_RISE. Behavior for LDO5, LDO6 and LDO7 are similar relative to VIN5, VIN6 and VIN7 as that discussed for LDO1.

#### Notes:

- Status bits may not be reliable until VSYS has reached a level of ~2.0V (VPORmax).
- The power on speed of VSYS should be faster than 2.5v/ms, otherwise it will be interrupted due to UVLO.

#### **UVLO Falling**

If VSYS falls below its VSYS\_UVLO\_FALL, falling threshold while one or more of the LDOs are enabled, a UVLO interrupt in 0x17, vsys\_uvlo\_int is set and the INTN pin is pulled low. A status bit in register 0x1A, vsys\_uvlo\_stau is also set while the rail remains below the rising UVLO threshold. Likewise, if VIN12, VIN34, VIN5, VIN6 or VIN7 fall below their falling threshold while the respective LDO is enabled, the associated input TSD\_UVLO\_STAU register bits will be momentarily set, the bits in TSD\_UVLO\_INT will be set and the INTN pin is pulled low. Then the LDOs will be disabled, the status bit reset and the associated ldox\_susd bit in 0x1B, SUSD\_STAU set to indicate the supply has been suspended.

PMIC Operation in VSYS UVLO

| VSYS State  | RESET_N | Results  |  |  |
|---|---------|--|--|--|
| VSYS < VPOR   | Low     | Device in shutdown, I2C registers not reliable                         |  |  |
| VPOR <vsys<uvlo< td=""><td>Low</td><td>Band Gap off, I2C registers readable</td></vsys<uvlo<> | Low     | Band Gap off, I2C registers readable                                   |  |  |
|   |         | Upon POR initialization, all registers set to their default values. If |  |  |
| VSYS > UVLO   | Low     | programmed prior to system fault, registers retain value and begin a   |  |  |
|   |         | start up after RESET_N is high   |  |  |
| VSYS < VPOR   | High    | Device in shutdown, I2C registers not reliable                         |  |  |
| VPOR < VSYS   | l liada | Bond Con on 190 varietore readable                                     |  |  |
| <uvlo< td=""><td>High</td><td>Band Gap on, I2C registers readable</td></uvlo<>                | High    | Band Gap on, I2C registers readable                                    |  |  |
| VSYS > UVLO   | Lliah   | Registers retain value prior to system fault and do an automatic       |  |  |
| VSTS > UVLO   | High    | restart upon RESET_N going high.                                       |  |  |

When an over-temperature or a VSYS UVLO event occurs, all ET5907 LDOs are disabled for a minimum of 20ms(flt\_sd\_b=0). For UVLO on the LDO inputs, the individual LDO's will be disabled for a minimum of 20ms(flt\_sd\_b=0) and until the voltage rises above UVLO\_VSYS\_RISE.

#### **Current Limit Protection**

For each channel, when output current of LDO output pin is higher than current limit threshold or the output pin is direct short to GND, the current limit protection will be triggered and clamp the output current at a predesigned level to prevent over-current and thermal damage. Set related bits to select Current limit threshold register.

The LDO output current is short-circuit protected and the short-circuit current level can be programmed using the settings in register 0x02, LDO\_ILIMT. When a short occurs(VLDO1/2<30%VSET, VLDO3~7<0.5V) on the

LDOx output, the current is automatically limited to the programmed current limit and Vout may drop, depending on the difference between the input and target output voltage. The resultant VOUT is the product of current limit setting in register 0x02 LDO\_ILIMT and the load impedance. When current limit is detected, the associated OCP status bit in 0x19, OCP\_STAU is set to "1", If the LDOx remains in current limit for 1ms(default value), an interrupt bit in register 0x16, OCP\_INT is generated and the INTN pin is pulled low. Then the LDOx is disabled, the status bit in 0x16 OCP\_STAU register is reset to 0 and the associated suspend bit in the 0x1B SUSD\_STAU register is set to "1".

The LDOx will attempt a restart 20ms later(flt\_sd\_b=0) and the associated suspend will be reset to "0". If the associated interrupt bit was not read while the output was suspended, the interrupt will remain a 1 after restart and INTN (if not masked) will remain low.

Note: The OCP deglitch timer can be programmed to one of four periods by setting Reg. 0x11, bits [2:1].

#### **Inrush Current Limit**

After enable the LDOs, the inrush current limit circuit is in operation, LDO1~2 inrush time is approximately 2ms, and LDO3~7 inrush time is approximately 700us. Therefore, the load current should be drawn after the output voltage reached the preset value.

If the load current is drawn during the start-up, it should be within the following values:

Register 0x02 is set to 0x7F:


lout1~2≤700mA on ldo1~2 (Typ);

Iout3~7≤360mA on Ido3~7(Typ).

Register 0x02 is set to 0x00:

Iout1~2≤600mA on Ido1~2 (Typ);

lout3 $\sim$ 7 $\leq$ 275mA on Ido3 $\sim$ 7(Typ).




#### **Thermal Shutdown Protection**

When the die temperature rises to a nominal 125°C, a Thermal Warning interrupt occurs setting the tsd\_wrn\_int bit to "1" and INTN pin is pulled low. The tsd\_wrn\_stau register bit will be set to "1" and remain set until the die temperature drops to a nominal value of 100°C.

If the die temperature continues to rise above the thermal warning level, a Thermal Shutdown event is activated at a nominally 145°C. When the Thermal Shutdown level is reached, all power outputs are disabled without shutdown sequencing, but I2C communications remain. The device remains in thermal shutdown until the die temperature falls to approximately +120°C.

At the time a Thermal Shutdown detection occurs, the tsd\_int, interrupt bit is set and the INTN pin is pulled low to notify the system of the event. The tsd\_stau, register bit is also set and will remain set as long as the device is above TWRN°C. The C\_SUSD bit is set while the device is shutdown due to the overtemp condition.

After the die temperature has fallen below the TWRN threshold following a Thermal Shutdown event, the state of the I2C control registers will remain as they were prior to shutdown, the tsd\_wrn\_stau and tsd\_stau bits will clear and the device will return to the operating conditions prior to the thermal shutdown event.



#### **Output UVP (Under Voltage Protection)**

If the LDO is enable and the output voltage falls approximately 20%(10% for LDO1/2) below the programmed voltage, the associated UVP Status bit in register 0x18, UVP\_STAU will be set to "1". If the fault persists for more than 50us the UVP Interrupt bit in register 0x15, UVP\_INT will be set to "1" and the INTN pin will be pulled low. The LDO will then be disabled, the associated Status bit set back to "0" and Suspend bit in 0x1B, SUSD\_STAU set to a "1". The interrupt bit will be cleared upon a read of the bit.

The LDO will be restarted 20ms (providing it is not the third fault) after it was shutdown by a UVP event and the suspend bit in SUSD\_STAU reset to "0". If the associated UVP interrupt bit is not read while the output was suspended, the interrupt (if not masked) will remain a "1" after restart and INTN will remain low.

In order to make the UVP of LDO 3 ~ 7 work normally, the input voltage of LDO should be greater than the output voltage, and the voltage of VSYS should be greater than the output voltage of LDO.

**Note:** For LDOx, if VSYS<VOUTx+1.1V(x=1~7), the output UVP interrupt output function for LDOx can not be used. And the corresponding mask UVP interrupt bit in LDOx\_MASK(0x1C) register should be set to 1(mask LDOx UVP interrupt output function) through I2C before enable LDOx.

**Recommended:** Set LDOx\_MASK(0x1C) to 0x7F before enable LDOx through I2C to disable all LDO UVP interrupt output function.


#### **UVP Timing**

The timing diagram below represents the general way each LDO's under-voltage circuitry behave. The names shown in the diagram are general descriptions.

In the first UVP detection case, the Idox\_uvp\_stau bit is set when the fault is detected and after a 50us wait period, the Idox\_uvp\_int bit is set and the INTN pin is pulled low. The LDO output is disabled, the Status bit is reset and then the associated Idox\_susd bit in SUSD\_STAU register is set. After 20ms(flt\_sd\_b=0) the LDO is restarted and the SUSD\_STAU bit is cleared. Shown in the graph is a read of the interrupt bit register before the 20ms expires. This clears the interrupt bit and the INTN pin is released and rises high.

In the second case, the output is not in the UVP condition for the qualifying time (UVP\_TMR) and ldox uvp stau bit returns to 0.

For the third case, the output falls for longer than UVP\_TMR and the interrupt bit is set, the LDO is disabled, the Status bit reset and the Idox\_susd, suspend bit is set. Since the interrupt is masked by Idox\_uvp\_mask, the INTN pin is not pulled low until the Mask bit is set back to "0". When the LDO is re-enabled after 20ms(flt\_sd\_b=0), the Idox\_uvp\_int remains a "1" as the register bit was not read.



#### **Auto Discharging**

For each channel, when shut down the output, the Auto-Discharging circuit will be turned on to discharge the electric charge on output capacitor, and decrease the voltage of output pin in very short time. The Auto-Discharging function is optional. Set related bits to select output discharge function for Discharge Resistor (LDO\_DIS Register), "1": Enable. "0": Disable.

#### **Input and output Capacitor**

The LDO1/2 are designed to be stable for ceramic output capacitors with Effective capacitance in the range from  $4.7\mu F$  to  $47~\mu F$ . The LDO3~LDO7 are designed to be stable for ceramic output capacitors with Effective capacitance in the range from  $0.68~\mu F$  to  $10~\mu F$ .

The device is also stable with multiple capacitors in parallel, having the total effective capacitance in the specified range. In applications where no low input supplies impedance available, the recommended  $C_{VSYS}$ ,  $C_{VIN34}$ ,  $C_{VIN5}$ ,  $C_{VIN6}$ ,  $C_{VIN7}$ , Capacitance  $\geq 1$ uF and  $C_{VIN12} = \geq 4.7$ uF.

#### Serial Port Interface (I2C)

#### Bus Interface

Baseband Processor can transmit data with ET5907 each other through SDA and SCL port. SDA and SCL composite bus interface, and a pull-up resistor to the power supply should be connected.

#### Data Validity

When the SCL signal is HIGH, the data of SDA port is valid and stable. Only when the SCL signal is low, the level on the SDA port can be changed.

#### • Start (Re-start) and Stop Working Conditions


When the SCL signal is high, SDA signal from high to low represents start or re-start working conditions, while the SCL signal is high, SDA signal from low to high represents stop working conditions.

#### Byte format

Each byte of data line contains 8 bits, which contains an acknowledge bit. The first data is transmitted MSB.

#### Acknowledge

During the writing mode, ET5907 will send a low level response signal with one period width to the SDA port. During the reading mode, ET5907 will not send response signal and the host will send a high response signal one period width to the SDA.



#### Note:

ACK=Acknowledge

MSB=Most Significant Bit

S=Start Conditions RS=Restart Conditions P=Stop Conditions


Fastest Transmission Speed =1000KBITS/S

Restart: SDA-level turnover as expressed by the dashed line waveform

#### • I2C Slave Address

The default 7bit I2C slave address is 0110101b(0x35), and 8bit address for the writing register mode is 01101010b(0x6A), the reading register mode is 01101011b(0x6B). The I2C address can also be changed by setting the 2 bits in register 0x12, i2c\_adr\_sel[1:0] register bits reflects the default options available for request. The Address register will be cleared back to default setting anytime a power-on-reset POR or when a software reset is implemented in the SOFT RESET register.


#### • I2C Writing Command Register Interface Protocol (continuous):



Start=Start Conditions


- Chip address=Write register address =0110101+0(w)b
- ack=Acknowledge from ET5907
- Write Reg start address byte = cmdadr(xxx + REG's 5bit addre)
- ack=Acknowledge from ET5907
- Reg data 0 = cmd0(Command data0)
- ack=Acknowledge from ET5907
- ...........
- Reg data n =cmdn(Command datan)
- ack=Acknowledge from ET5907
- Stop/Rs=Stop Condition/Restart Condition

#### • I2C Writing Command Register Interface Protocol (single):



- Start=Start Conditions
- Chip address =Write register address=0110101+0(w)b
- ack=Acknowledge from ET5907
- Write Reg start address byte = cmdadr(xxx + REG's 5bit addre)
- ack=Acknowledge from ET5907
- Reg data= cmd(Command data)
- ack=Acknowledge from ET5907
- Stop/Rs=Stop Condition/Restart Condition

#### • I2C Reading Command Register Interface Protocol(continuous)



Start=Start Conditions

- Chip address =Write register address=0110101+0(w)b
- ack=Acknowledge from ET5907
- Write Reg start address byte = cmdadr(xxx + REG's 5bit addre)
- ack=Acknowledge from ET5907
- Restart=Restart condition
- Chip address Read register address=0110101+1(r)b
- ack=Acknowledge from ET5907
- Dataout0=Register data output 0
- ack=Acknowledge from Host
- ......
- Dataoutn=Register data output n
- nack=No Acknowledge from Host
- Stop/Rs=Stop Condition/Restart Condition

#### • I2C Reading Command Register Interface Protocol(single)



- Start=Start Conditions
- Chip address = Write register address = 0110101+0(w)b
- ack=Acknowledge from ET5907
- Write Reg start address byte = cmdadr(xxx + REG's 5bit addre)
- ack=Acknowledge from ET5907
- Restart=Restart condition
- Chip address Read register address=0110101+1(r)b
- ack=Acknowledge from ET5907
- Dataout=Register data output
- nack=No Acknowledge from Host
- Stop/Rs=Stop Condition/Restart Condition

#### Register Map

| Addr   | Name       | RST   | Bit7      | Bit6                                | Bit5         | Bit4          | Bit3         | Bit2         | Bit1          | Bit0         |
|--------|------------|-------|-----------|-------------------------------------|--------------|---------------|--------------|--------------|---------------|--------------|
| 0X00   | CHIPID     | 0X01  |           | 000000                              |              |               |              |              | chip_         | id[1:0]      |
| 0x01   | VERID      | 0x00  |           | 000000                              |              |               |              |              | ver_i         | d[1:0]       |
| 0x02   | LDO_ILIMIT | 0x7F  | 0         | ldo7_ilimt                          | ldo6_ilimt   | ldo5_ilimt    | ldo4_ilimt   | ldo3_ilimt   | ldo2_ilimt    | ldo1_ilimt   |
| 0x03   | LDO_EN     | 0x00  | 0         | ldo7_en                             | ldo6_en      | ldo5_en       | ldo4_en      | ldo3_en      | ldo2_en       | ldo1_en      |
| 0x04   | LDO1_VSET  | 0x64  |           | •                                   | •            | ldo1_         | vset[7:0]    | •            | 1             | 1            |
| 0x05   | LDO2_VSET  | 0x64  |           |                                     |              | ldo2_         | vset[7:0]    |              |               |              |
| 0x06   | LDO3_VSET  | 0xA0  |           |                                     |              | ldo3_         | vset[7:0]    |              |               |              |
| 0x07   | LDO4_VSET  | 0xA0  |           |                                     |              | ldo4_         | vset[7:0]    |              |               |              |
| 0x08   | LDO5_VSET  | 0xA0  |           |                                     |              | ldo5_         | vset[7:0]    |              |               |              |
| 0x09   | LDO6_VSET  | 0xA0  |           |                                     |              | ldo6_         | vset[7:0]    |              |               |              |
| 0x0A   | LDO7_VSET  | 0xA0  |           |                                     |              | ldo7_         | vset[7:0]    |              |               |              |
| 0x0B   | LDO12_SEQ  | 0x00  |           | 00                                  |              | ldo2_seq[2:0] |              |              | ldo1_seq[2:0] |              |
| 0x0C   | LDO34_SEQ  | 0x00  |           | 00                                  |              | ldo4_seq[2:0] |              |              | ldo3_seq[2:0] |              |
| 0x0D   | LDO56_SEQ  | 0x00  |           | 00                                  |              | ldo6_seq[2:0] |              |              | ldo5_seq[2:0] |              |
| 0x0E   | LDO7_SEQ   | 0x00  |           |                                     | 00000        |               |              |              | ldo7_seq[2:0] |              |
| 0x0F   | SEQ_CTR    | 0x00  | seq_s     | seq_speed[1:0] seq_ctrl[1:0] seq_on |              |               |              |              | seq_cnt[2:0]  |              |
| 0x10   | LDO_DIS    | 0x7F  | 0         | ldo7_dis                            | ldo6_dis     | ldo5_dis      | ldo4_dis     | ldo3_dis     | ldo2_dis      | ldo1_dis     |
| 0x11   | RESET      | 0x07  |           | soft_r                              | eset[3:0]    |               | 0            | ocp_tir      | ne[1:0]       | flt_sd_b     |
| 0x12   | I2C_ADDR   | 0x01  |           |                                     | 00           | 0000          |              |              | I2C_add       | r_sel[1:0]   |
| 0x13   | Reserved   | 0x00  |           |                                     |              |               |              |              |               |              |
| 0x14   | Reserved   | 0x00  |           |                                     |              |               |              |              |               |              |
| 0x15   | UVP_INT    | 0x00  | 0         | ldo6_uvp_int                        | ldo6_uvp_int | ldo5_uvp_int  | ldo4_uvp_int | ldo3_uvp_int | ldo2_uvp_int  | ldo1_uvp_int |
| 0x16   | OCP_INT    | 0x00  | 0         | ldo7_ocp_int                        | Ido6_ocp_int | ldo5_ocp_int  | ldo4_ocp_int | Ido3_ocp_int | ldo2_ocp_int  | ldo1_ocp_int |
| 0x17   | TSD_UVLO   | 0x00  | tod int   | tod wrn int                         | vsys_uvlo    | ldo7_uvlo     | ldo6_uvlo    | ldo5_uvlo    | ldo34_uvlo    | ldo12_uvlo   |
| UX 17  | _INT       | 0000  | tsd_int   | tsd_wrn_int                         | _int         | _int          | _int         | _int         | _int          | _int         |
| 0x18   | UVP_STAU   | 0x00  | 0         | ldo7_uvp                            | ldo6_uvp     | ldo5_uvp      | ldo4_uvp     | ldo3_uvp     | ldo2_uvp      | ldo1_uvp     |
| 0.00   | 0VI _01A0  | 0,000 | · ·       | _stau                               | _stau        | _stau         | _stau        | _stau        | _stau         | _stau        |
| 0x19   | OCP_STAU   | 0x00  | 0         | ldo7_ocp                            | ldo6_ocp     | ldo5_ocp      | ldo4_ocp     | ldo3_ocp     | ldo2_ocp      | ldo1_ocp     |
| 0.713  | 001_01740  | 0,000 | Ů         | _stau                               | _stau        | _stau         | _stau        | _stau        | _stau         | _stau        |
| 0x1A   | TSD_UVLO   | 0x00  | tsd_ stau | tsd_wrn                             | vsys_uvlo    | ldo7_uvlo     | ldo6_uvlo    | ldo5_uvlo    | ldo34_uvlo    | ldo12_uvlo   |
| 0,11,1 | _STAU      | 0,00  | 154_5144  | _stau                               | _stau        | _stau         | _stau        | _stau        | _stau         | _stau        |
| 0x1B   | SUSD_STA   | 0x00  | chip_susd | ldo7_susd                           | ldo6_susd    | ldo5_susd     | ldo4_susd    | ldo3_susd    | ldo2_susd     | ldo1_susd    |
| OXID   | U          | 0,00  | _stau     | _stau                               | _stau        | _stau         | _stau        | _stau        | _stau         | _stau        |
| 0x1C   | UVP_INTMA  | 0x00  | 0         | ldo7_uvp                            | ldo6_uvp     | ldo5_uvp      | ldo4_uvp     | ldo3_uvp     | ldo2_uvp      | ldo1_uvp     |
|        |            | 0,100 |           | _mask                               | _mask        | _mask         | _mask        | _mask        | _mask         | _mask        |
| 0x1D   | OCP_INTMA  | 0x00  | 0         | ldo7_ocp                            | ldo6_ocp     | ldo5_ocp      | ldo4_ocp     | ldo3_ocp     | ldo2_ocp      | ldo1_ocp     |
|        |            |       |           | _mask                               | _mask        | _ mask        | _mask        | _mask        | _mask         | _mask        |
| 0x1E   | TSD_UVLO   | 0x00  | tsd_mask  | tsd_wrn                             | vsys_uvlo    | ldo7_uvlo     | ldo6_uvlo    | ldo5_uvlo    | ldo34_uvlo    | ldo12_uvlo   |
|        | _INTMA     |       | _         | _mask                               | _mask        | _mask         | _mask        | _mask        | _mask         | _mask        |

- 0x00 CHIPID Register---- Indicates the product ID with revision. Default=0x01 type: Read only chip\_id[1:0] Indicates the product ID with revision. Read only.
- 0x01 VERID Register---- Indicates the device ID with revision. Default = 0x00 type: Read only ver\_id[1:0] Indicates the device ID with revision. Read only.
- 0x02 LDO\_ILIMIT Register ----LDO Current Limit Selection. Default = 0x7F

The detail current limit threshold value is shown in the table as below:

| Bit | Name       | Default | Туре | Description   |  |  |  |
|-----|------------|---------|------|---|--|--|--|
| 7   | Rev.       | 0       | R    | Reserved  |  |  |  |
|     |            |         |      | LDO7 current limit threshold value:                 |  |  |  |
| 6   | ldo7_ilimt | 1       | R/W  | 0b: current limit~420mA short current limit~ 35mA   |  |  |  |
|     |            |         |      | 1b: current limit~550mA short current limit~ 45mA   |  |  |  |
|     |            |         |      | LDO6 current limit threshold value:                 |  |  |  |
| 5   | ldo6_ilimt | 1       | R/W  | 0b: current limit~420mA short current limit~ 35mA   |  |  |  |
|     |            |         |      | 1b: current limit~550mA short current limit~ 45mA   |  |  |  |
|     |            |         |      | LDO5 current limit threshold value:                 |  |  |  |
| 4   | ldo5_ilimt | 1       | R/W  | 0b: current limit~420mA short current limit~ 35mA   |  |  |  |
|     |            |         |      | 1b: current limit~550mA short current limit~ 45mA   |  |  |  |
|     |            |         |      | LDO4 current limit threshold value:                 |  |  |  |
| 3   | ldo4_ilimt | 1       | R/W  | 0b: current limit~420mA short current limit~ 35mA   |  |  |  |
|     |            |         |      | 1b: current limit~550mA short current limit~ 45mA   |  |  |  |
|     |            |         |      | LDO3 current limit threshold value:                 |  |  |  |
| 2   | ldo3_ilimt | 1       | R/W  | 0b: current limit~420mA short current limit~ 35mA   |  |  |  |
|     |            |         |      | 1b: current limit~550mA short current limit~ 45mA   |  |  |  |
|     |            |         |      | LDO2 current limit threshold value:                 |  |  |  |
| 1   | ldo2_ilimt | 1       | R/W  | 0b: current limit~1200mA short current limit~ 300mA |  |  |  |
|     |            |         |      | 1b: current limit~1400mA short current limit~ 350mA |  |  |  |
|     |            |         |      | LDO1 current limit threshold value:                 |  |  |  |
| 0   | ldo1_ilimt | 1       | R/W  | 0b: current limit~1200mA short current limit~ 300mA |  |  |  |
|     |            |         |      | 1b: current limit~1400mA short current limit~ 350mA |  |  |  |

• 0x03 LDO\_EN Register ----LDOs Chip enable control register. Default = 0x00

LDO enable control register by I2C while the register value of Idox\_seq[2:0] are set to be default "000". This register can be written to enable or disable the corresponding LDO regulator.

| Bit | Name    | Default | Туре  | Description            |  |  |
|-----|---------|---------|-------|------------------------|--|--|
| 7   | Rev.    | 0       | R     | Reserved               |  |  |
| 6   | ldo7 on | 0       | R/W   | LDO7 enable control:   |  |  |
| 0   | ldo7_en | U       | IT/VV | 0b: Disable 1b: Enable |  |  |

| 5 | Ido6 on         | 0     | R/W                    | LDO6 enable control:   |  |
|---|-----------------|-------|------------------------|------------------------|--|
| 5 | ldo6_en         | 0     | FK/VV                  | 0b: Disable 1b: Enable |  |
| 4 | ldo5 en         | 0     | R/W                    | LDO5 enable control:   |  |
| 4 | 1005_611        | O     | IX/VV                  | 0b: Disable 1b: Enable |  |
| 3 | ldo4 on         | 0     | R/W                    | LDO4 enable control:   |  |
| 3 | 3   Ido4_en   0 | FK/VV | 0b: Disable 1b: Enable |                        |  |
| 2 | ldo3 en         | 0     | R/W                    | LDO3 enable control:   |  |
|   | 1003_611        | O     | FX/ V V                | 0b: Disable 1b: Enable |  |
| 1 | ldo2 en         | 0     | R/W                    | LDO2 enable control:   |  |
| ' | ldoz_en         | O     | FX/VV                  | 0b: Disable 1b: Enable |  |
| 0 | ldo1 on         | 0     | R/W                    | LDO1 enable control:   |  |
|   | ldo1_en         | 0     | FX/VV                  | 0b: Disable 1b: Enable |  |

- 0x04 LDO1 Register ---- LDO1 output voltage setting register. Default = 0x64 Type: R/W
- 0x05 LDO2 Register ---- LDO2 output voltage setting register. Default = 0x64 Type: R/W

The register LDO1/2\_VSET[7:0] set the voltage of LDO1/ LDO2, it have 200 steps, shown as below table, the formula is VOUT =0.600V + [d\*6mV];

|         | LDO1/LDO2 Output Voltage set by LDO1/2_VSET[7:0] |                   |  |  |  |  |  |  |  |
|---------|--|-------------------|--|--|--|--|--|--|--|
| Dec     | Binary   | Output Voltage(V) |  |  |  |  |  |  |  |
| 0       | 0000000  | 0.600             |  |  |  |  |  |  |  |
| 1       | 0000001  | 0.606             |  |  |  |  |  |  |  |
| 2       | 0000010  | 0.612             |  |  |  |  |  |  |  |
| 3       | 0000011  | 0.618             |  |  |  |  |  |  |  |
|         |  |                   |  |  |  |  |  |  |  |
| 33      | 00100001   | 0.798             |  |  |  |  |  |  |  |
| 34      | 00100011   | 0.804             |  |  |  |  |  |  |  |
| 35      | 00100100   | 0.810             |  |  |  |  |  |  |  |
|         |  |                   |  |  |  |  |  |  |  |
| 100     | 01100100(default)                                | 1.200             |  |  |  |  |  |  |  |
| 101     | 01100101   | 1.206             |  |  |  |  |  |  |  |
| 102     | 01100110   | 1.212             |  |  |  |  |  |  |  |
|         |  |                   |  |  |  |  |  |  |  |
| 200     | 11001000   | 1.8               |  |  |  |  |  |  |  |
| 201~255 |  |                   |  |  |  |  |  |  |  |

VOUT is less than 0.8V, which is not recommended. If you need to use it, please contact us.

# 0x06~0x0A LDO3~7 Register ---- LDO3~7 output voltage setting register. Default = 0xA0 Type: R/W

The registers LDO3~7\_VSET[7:0] set the voltage of LDO3~LDO7, each voltage have 226 steps, shown as below table, the formula is VOUT=1.200V + [d\*10mV].

| LDO1/LDO2 Output Voltage set by LDO1/2_VSET[7:0] |                   |                   |  |  |  |  |  |
|--|-------------------|-------------------|--|--|--|--|--|
| Dec  | Binary            | Output Voltage(V) |  |  |  |  |  |
| 0~29   | 00000000~00011101 | Reservedd         |  |  |  |  |  |
| 30   | 00011110          | 1.500             |  |  |  |  |  |
| 31   | 00011111          | 1.510             |  |  |  |  |  |
| 32   | 00100000          | 1.520             |  |  |  |  |  |
| 33   | 00100001          | 1.530             |  |  |  |  |  |
| 34   | 00100010          | 1.540             |  |  |  |  |  |
|  |                   |                   |  |  |  |  |  |
| 160  | 10100000(default) | 2.8V              |  |  |  |  |  |
| 161  | 10100001          | 2.810             |  |  |  |  |  |
| 162  | 10100010          | 2.820             |  |  |  |  |  |
|  |                   |                   |  |  |  |  |  |
| 255  | 1111111           | 3.750             |  |  |  |  |  |

#### ■ 0x0B~0x0E LDO12/34/56/7\_SEQ Register ---- Power sequence setting register. Default = 0x00

Power sequence setting register. there are 7 time slots defined as following table. The power-up sequence is start from slot1 to slot7, and shut down start from slot7 to slot1. Power-up and shut down of each LDO regulator can be set at any one of the slots.

| ldox_seq[2:0] | VOUTX                              |
|---------------|------------------------------------|
| 000           | Controlled by I2C register Idox_en |
| 001           | Slot1                              |
| 010           | Slot2                              |
| 011           | Slot3                              |
| 100           | Slot4                              |
| 101           | Slot5                              |
| 110           | Slot6                              |
| 111           | Slot7                              |

## • 0x0F SEQ\_CTR Register ---- Power sequence setting and status register. Default = 0x00

| Bit | Name                 | Default | Туре | Description  |                                      |                                    |  |  |
|-----|----------------------|---------|------|--|--------------------------------------|------------------------------------|--|--|
|     |                      |         |      | Define the slot period   | Define the slot period as following: |                                    |  |  |
|     |                      |         |      | Register V   | alue                                 | Slot period(ms)                    |  |  |
| 7:6 | 7:6   seq_speed[1:0] | 00      | R/W  | 00   |                                      | 0.5                                |  |  |
| '   |                      |         |      | 01   |                                      | 1.0                                |  |  |
|     |                      |         |      | 10   |                                      | 1.5                                |  |  |
|     |                      |         |      | 11   |                                      | 2.0                                |  |  |
|     |                      |         |      | Enables power-up   | or shut down                         | of SEQ:                            |  |  |
|     |                      |         |      | Register Value   |                                      | Description                        |  |  |
|     |                      |         |      | 00   | Default                              |                                    |  |  |
| 5:4 | 000 otrl[1:0]        | 00      | W/C  | 01   | Starts an L                          | DO power up sequence               |  |  |
| 5.4 | seq_ctrl[1:0]        | 00      | VV/C | 10   | Starts an L                          | DO shutdown sequence               |  |  |
|     |                      |         |      | 11   | Bit configur                         | ration is ignored                  |  |  |
|     |                      |         |      | Note: The bits will always clear immediately when written to and |                                      |                                    |  |  |
|     |                      |         |      | always read back 0   | 0.                                   | •                                  |  |  |
|     |                      |         |      | Indicates the activation signal of SEQ.                          |                                      |                                    |  |  |
|     |                      |         |      | 0b: Indicates that the sequencing is not in process              |                                      |                                    |  |  |
| 3   | 200 00               |         | В    | 1b: Indicates that the sequencing is executing and somewhere     |                                      |                                    |  |  |
| 3   | seq_on               | 0       | R    | between the start of   | f slot 1 and tl                      | ne end of slot 7. The bit remains  |  |  |
|     |                      |         |      | a 1 until slot 7 has o   | completed at                         | start-up or slot 1 has finished at |  |  |
|     |                      |         |      | shutdown, regardle   | ss of what sl                        | ots are used.                      |  |  |
|     |                      |         |      | Indicates the slot nu  | umber of SE                          | Q at the moment:                   |  |  |
|     |                      |         |      | Register Value   |                                      | SEQ Counter                        |  |  |
|     |                      |         |      | 000  | Sequencing                           | g has completed or not started     |  |  |
|     |                      |         |      | 001  | Indicates w                          | as in slot 1 during register read  |  |  |
| 2:0 | seq_cnt[2:0]         | 0       | R    | 010  | Indicates w                          | as in slot 2 during register read  |  |  |
| 0   | 554_5/142.0]         |         | '`   | 011  | Indicates w                          | as in slot 3 during register read  |  |  |
|     |                      |         |      | 100  | Indicates w                          | as in slot 4 during register read  |  |  |
|     |                      |         |      | 101  | Indicates w                          | as in slot 5 during register read  |  |  |
|     |                      |         |      | 110  | Indicates w                          | as in slot 6 during register read  |  |  |
|     |                      |         |      | 111  | Indicates w                          | as in slot 7 during register read  |  |  |

## 0x10 LDO\_DIS Register ----Discharge Resistor Selection. Default = 0x7F

Each LDO regulators output discharge resistor enable control.

| Bit | Name     | Default | Туре | Description  |
|-----|----------|---------|------|--|
| 7   | Rev.     | 0       | R    | Reserved   |
| 6   | ldo7_dis | 1       | R/W  | LDO7 Discharge Enabled/Disabled control:  0b: Disable Pull down will not be activated when LDO7 is disabled by any event 1b: Enable Pull down will be activated when LDO7 is disabled by RESET_N going low or Ido7_en=0 or a Sequenced shutdown or Ido7_susd_stau=1(VIN7_UVLO/LDO7_OCP/LDO7_UVP event) or chip_susd_stau=1(TSD or VSYS_UVLO event) |
| 5   | ldo6_dis | 1       | R/W  | LDO6 Discharge Enabled/Disabled control:  0b: Disable Pull down will not be activated when LDO6 is disabled by any event 1b: Enable Pull down will be activated when LDO6 is disabled by RESET_N going low or Ido6_en=0 or a Sequenced shutdown or Ido6_susd_stau=1(VIN6_UVLO/LDO6_OCP/LDO6_UVP event) or chip_susd_stau=1(TSD or VSYS_UVLO event) |
| 4   | ldo5_dis | 1       | R/W  | LDO5 Discharge Enabled/Disabled control:  0b: Disable Pull down will not be activated when LDO5 is disabled by any event 1b: Enable Pull down will be activated when LDO5 is disabled by RESET_N going low or Ido5_en=0 or a Sequenced shutdown or Ido5_susd_stau=1(VIN5_UVLO/LDO5_OCP/LDO5_UVP event) or chip_susd_stau=1(TSD or VSYS_UVLO event) |
| 3   | ldo4_dis | 1       | R/W  | LDO4 Discharge Enabled/Disabled control:  0b: Disable Pull down will not be activated when LDO4 is disabled by any event 1b: Enable Pull down will be activated when LDO4 is disabled by RESET_N going low or Ido4_en=0 or a Sequenced shutdown or Ido4_susd_stau=1(VIN4_UVLO/LDO4_OCP/LDO4_UVP event) or chip_susd_stau=1(TSD or VSYS_UVLO event) |

|   |            |   |       | T  |
|---|------------|---|-------|--|
|   |            |   |       | LDO3 Discharge Enabled/Disabled control:                           |
|   |            |   |       | 0b: Disable  |
|   |            |   |       | Pull down will not be activated when LDO3 is disabled by any event |
| 2 | ldo3 dis   | 1 | R/W   | 1b: Enable   |
|   | iuos_uis   | 1 | FX/VV | Pull down will be activated when LDO3 is disabled by RESET_N going |
|   |            |   |       | low or Ido3_en=0 or a Sequenced shutdown or                        |
|   |            |   |       | ldo3_susd_stau=1(VIN3_UVLO/LDO3_OCP/LDO3_UVP event) or             |
|   |            |   |       | chip_susd_stau=1(TSD or VSYS_UVLO event)                           |
|   |            |   |       | LDO2 Discharge Enabled/Disabled control:                           |
|   |            |   | R/W   | 0b: Disable  |
|   |            | 1 |       | Pull down will not be activated when LDO2 is disabled by any event |
|   |            |   |       | 1b: Enable   |
| 1 | ldo2_dis   |   |       | Pull down will be activated when LDO2 is disabled by RESET_N going |
|   |            |   |       | low or Ido2_en=0 or a Sequenced shutdown or                        |
|   |            |   |       | ldo2_susd_stau=1(VIN12_UVLO/LDO2_OCP/LDO2_UVP event) or            |
|   |            |   |       | chip_susd_stau=1(TSD or VSYS_UVLO event)                           |
|   |            |   |       | LDO1 Discharge Enabled/Disabled control:                           |
|   |            |   |       | 0b: Disable  |
|   |            |   |       | Pull down will not be activated when LDO1 is disabled by any event |
|   | 1.1.4 .15. | 4 | D/M   | 1b: Enable   |
| 0 | ldo1_dis   | 1 | R/W   | Pull down will be activated when LDO1 is disabled by RESET_N going |
|   |            |   |       | low or Ido1_en=0 or a Sequenced shutdown or                        |
|   |            |   |       | ldo1_susd_stau=1(VIN12_UVLO/LDO1_OCP/LDO1_UVP event) or            |
|   |            |   |       | chip_susd_stau=1(TSD or VSYS_UVLO event)                           |

## ■ 0x11 RESET Register ----LDOs reset control register. Default = 0x07

| Bit | Name            | Default | Туре |                       | Description   |
|-----|-----------------|---------|------|-----------------------|---|
| 7:4 | soft_reset[3:0] | 0000    | W/C  | their default values. | gins a soft reset of the device I2C registers to This bit is cleared upon execution of the other value than "1011" will be ignored. |
| 3   | Rev.            | 0       | R    | Reserved.             |   |
|     | ocp_time[1:0]   | 11      | R/W  | •                     | of the length of the deglitch timer for current fore a fault is triggered:  Slot period(us)   |
| 2:1 |                 |         |      | 00                    | 125   |
|     |                 |         |      | 01                    | 250   |
|     |                 |         |      | 10                    | 500   |
|     |                 |         |      | 11                    | 1000  |

|   | I        | 1 | 1   | T   |
|---|----------|---|-----|---|
|   |          |   |     | Prevents Shutdown When a Fault Occurs:                                  |
|   |          |   |     | 0b: LDO is shutdown if a UVP or OCP event occurs or if the              |
|   |          |   |     | LDO's input VIN12, VIN34, VIN5, VIN6 or VIN7 have a                     |
|   |          |   |     | UVLO event. Each shutdown time is about 20ms, then                      |
|   |          |   |     | restart again, when the times of shutdown are arrived to                |
|   |          |   |     | three, the according register bit ldox_en will be cleared.              |
|   |          |   |     | All LDO(s) are shutdown if a VSYS UVLO or TSD event                     |
|   |          |   |     | occurs. Each shutdown time is about 20ms, then restart                  |
|   |          |   |     | again, when the times of shutdown are arrived to four, the              |
|   |          |   |     | according register bit ldox_en will be cleared.                         |
| 0 | flt_sd_b | 1 | R/W | Notes:  |
|   |          |   |     | If this bit function is desired, flt_sd_b should be set to "0" prior to |
|   |          |   |     | enabling any LDOs after a Power-On-Reset.                               |
|   |          |   |     | 1b: LDO is not shutdown if a UVP or OCP event occurs. If the            |
|   |          |   |     | LDO's input VIN12, VIN34, VIN5, VIN6 or VIN7 have a                     |
|   |          |   |     | UVLO event, the associated LDO will be shutdown until the               |
|   |          |   |     | supply returns, but the fault will not be counted.                      |
|   |          |   |     | If a VSYS UVLO or TSD event occurs, All LDO(s) will be                  |
|   |          |   |     | shutdown until the VSYS supply returns and TSD is                       |
|   |          |   |     | released, but the fault will not be counted.                            |

## ■ 0x12 ADDR Register ---- I2C address select register. Default = 0x01

| Bit | Name              | Default | Туре |                               | Description                                    |
|-----|-------------------|---------|------|-------------------------------|--|
| 7:2 | Rev.              | 000000  | R    | Reserved.                     |  |
|     |                   | 01      | R/W  | Tunnel bits to chang address: | e value for customer to select a different I2C |
|     |                   |         |      | Register Value                | I2C Address Settings                           |
| 1:0 | i2c_addr_sel[1:0] |         |      | 00                            | 0x20   |
|     |                   |         |      | 01                            | 0x35   |
|     |                   |         |      | 10                            | 0x61   |
|     |                   |         |      | 11                            | 0x72   |

## ■ 0x15 UVP\_INT Register ---- LDO UVP Interrupt register. Default = 0x00

| Bit | Name          | Default | Туре  | Description  |
|-----|---------------|---------|-------|--|
| 7   | Rev.          | 0       | R     | Reserved   |
|     |               |         |       | LDO7 UVP Interrupt:  |
| 6   | ldo7_uvp_int  | 0       | R/C   | 0b: Clear  |
| 0   | ido7_uvp_iiit | U       | K/C   | It can be cleared by reading this register or setting RESET_N pin to 0 |
|     |               |         |       | 1b: Under-Voltage event detected on the LDO7 output.                   |
|     |               |         |       | LDO6 UVP Interrupt:  |
| 5   | Ido6 uum int  | 0       | R/C   | 0b: Clear  |
| 5   | ldo6_uvp_int  | U       | R/C   | It can be cleared by reading this register or setting RESET_N pin to 0 |
|     |               |         |       | 1b: Under-Voltage event detected on the LDO6 output.                   |
|     |               |         |       | LDO5 UVP Interrupt:  |
| 1   | lala E int    | 0       | R/C   | 0b: Clear  |
| 4   | ldo5_uvp_int  | 0       | R/C   | It can be cleared by reading this register or setting RESET_N pin to 0 |
|     |               |         |       | 1b: Under-Voltage event detected on the LDO5 output.                   |
|     |               | 0       | D. (0 | LDO4 UVP Interrupt:  |
|     | lala 4 int    |         |       | 0b: Clear  |
| 3   | ldo4_uvp_int  |         | R/C   | It can be cleared by reading this register or setting RESET_N pin to 0 |
|     |               |         |       | 1b: Under-Voltage event detected on the LDO4 output.                   |
|     |               |         |       | LDO3 UVP Interrupt:  |
| 2   | lala O int    |         | R/C   | 0b: Clear  |
| 2   | ldo3_uvp_int  | 0       | R/C   | It can be cleared by reading this register or setting RESET_N pin to 0 |
|     |               |         |       | 1b: Under-Voltage event detected on the LDO3 output.                   |
|     |               |         |       | LDO2 UVP Interrupt:  |
|     | IdaOm int     | 0       | R/C   | 0b: Clear  |
| 1   | ldo2_uvp_int  | 0       | R/C   | It can be cleared by reading this register or setting RESET_N pin to 0 |
|     |               |         |       | 1b: Under-Voltage event detected on the LDO2 output.                   |
|     |               |         |       | LDO1 UVP Interrupt:  |
|     | ldo1 :=t      | 0       | R/C   | 0b: Clear  |
| 0   | ldo1_uvp_int  | 0       | K/C   | It can be cleared by reading this register or setting RESET_N pin to 0 |
|     |               |         |       | 1b: Under-Voltage event detected on the LDO1 output.                   |

### • 0x16 OCP\_INT Register ---- LDO OCP Interrupt Register. Default = 0x00

| Bit | Name         | Default | Туре | Description  |
|-----|--------------|---------|------|--|
| 7   | Rev.         | 0       | R    | Reserved   |
| 6   | ldo7_ocp_int | 0       | R/C  | LDO7 OCP Interrupt : 0b:Clear It can be cleared by reading this register or setting RESET_N pin to 0 1b: Over current event detected on the LDO7 output. |

|   | 1              |   |     | · · · · · · · · · · · · · · · · · · ·                                  |
|---|----------------|---|-----|--|
|   |                | 0 | R/C | LDO6 OCP Interrupt :   |
| 5 | Ido6 oon int   |   |     | 0b:Clear   |
| 3 | ldo6_ocp_int   | U | R/C | It can be cleared by reading this register or setting RESET_N pin to 0 |
|   |                |   |     | 1b: Over current event detected on the LDO6 output.                    |
|   |                |   |     | LDO5 OCP Interrupt :   |
|   | Ido Coon int   | 0 | R/C | 0b:Clear   |
| 4 | ldo5_ocp_int   | 0 | R/C | It can be cleared by reading this register or setting RESET_N pin to 0 |
|   |                |   |     | 1b: Over current event detected on the LDO5 output.                    |
|   |                |   |     | LDO4 OCP Interrupt :   |
|   | 14-4 :         | 0 | D/O | 0b:Clear   |
| 3 | Ido4_ocp_int   | 0 | R/C | It can be cleared by reading this register or setting RESET_N pin to 0 |
|   |                |   |     | 1b: Over current event detected on the LDO4 output.                    |
|   |                | 0 |     | LDO3 OCP Interrupt :   |
|   | Ida O a an int |   | D/C | 0b:Clear   |
| 2 | ldo3_ocp_int   |   | R/C | It can be cleared by reading this register or setting RESET_N pin to 0 |
|   |                |   |     | 1b: Over current event detected on the LDO3 output.                    |
|   |                |   |     | LDO2 OCP Interrupt :   |
|   | 14-0 :         | 0 | D/O | 0b:Clear   |
| 1 | ldo2_ocp_int   | 0 | R/C | It can be cleared by reading this register or setting RESET_N pin to 0 |
|   |                |   |     | 1b: Over current event detected on the LDO2 output.                    |
|   |                |   |     | LDO1 OCP Interrupt :   |
|   | 11.4           | _ |     | 0b:Clear   |
| 0 | ldo1_ocp_int   | 0 | R/C | It can be cleared by reading this register or setting RESET_N pin to 0 |
|   |                |   |     | 1b: Over current event detected on the LDO1 output.                    |

## • 0x17 TSD\_UVLO\_INT Register ---- TSD and UVLO Interrupt Register. Default = 0x00

| Bit | Name           | Default | Туре | Description  |
|-----|----------------|---------|------|--|
|     |                |         |      | Thermal Shutdown Interrupt:  |
|     |                |         |      | 0b: Clear  |
| 7   | tsd_int        | 0       | R/C  | It can be cleared by reading this register or setting RESET_N pin to 0 |
|     |                |         |      | 1b: A Thermal Shutdown event detected or that the temperature has      |
|     |                |         |      | fallen below the hysteresis level.                                     |
|     |                | 0       | R/C  | Thermal Warning Interrupt:   |
|     |                |         |      | 0b: Clear  |
| 6   | tsd_wrn_int    |         |      | It can be cleared by reading this register or setting RESET_N pin to 0 |
|     |                |         |      | 1b: Thermal Shutdown Warning threshold was surpassed or that the       |
|     |                |         |      | temperature has fallen below the hysteresis level.                     |
|     |                |         |      | VSYS Under-Voltage-Lock-Out Interrupt:                                 |
| 5   | vsys_uvlo_int  | 0       | R/C  | 0b: Normal operation   |
| 3   | vsys_uvio_iiit |         |      | It can be cleared by reading this register or setting RESET_N pin to 0 |
|     |                |         |      | 1b: Indicates that the VSYS power fell below the UVLO input            |

|   |                   |   |      | threshold or that the supplies have risen above the rising thresholds  |
|---|-------------------|---|------|--|
|   |                   |   |      | after a UVLO fault   |
|   |                   |   |      | VIN7 Under-Voltage-Lock-Out Interrupt:                                 |
|   |                   |   |      | 0b: Normal operation   |
| 4 | ldo7_uvlo_int     | 0 | R/C  | It can be cleared by reading this register or setting RESET_N pin to 0 |
| - | Ido7_dvIo_iiit    | O | 100  | 1b: Indicates that the VIN7 power fell below the UVLO input            |
|   |                   |   |      | threshold or that the supplies have risen above the rising thresholds  |
|   |                   |   |      | after a UVLO fault   |
|   |                   |   |      | VIN6 Under-Voltage-Lock-Out Interrupt:                                 |
|   |                   |   |      | 0b: Normal operation   |
| 3 | ldo6_uvlo_int     | 0 | R/C  | It can be cleared by reading this register or setting RESET_N pin to 0 |
| 3 | idoo_dvio_iiit    | U | R/C  | 1b: Indicates that the VIN6 power fell below the UVLO input            |
|   |                   |   |      | threshold or that the supplies have risen above the rising thresholds  |
|   |                   |   |      | after a UVLO fault   |
|   | ldo5_uvlo_int     | 0 | D (0 | VIN5 Under-Voltage-Lock-Out Interrupt:                                 |
|   |                   |   |      | 0b: Normal operation   |
| 2 |                   |   |      | It can be cleared by reading this register or setting RESET_N pin to 0 |
|   |                   |   | R/C  | 1b: Indicates that the VIN5 power fell below the UVLO input            |
|   |                   |   |      | threshold or that the supplies have risen above the rising thresholds  |
|   |                   |   |      | after a UVLO fault   |
|   |                   |   | R/C  | VIN34 Under-Voltage-Lock-Out Interrupt:                                |
|   |                   |   |      | 0b: Normal operation   |
| 4 | lala 2.4 la . int |   |      | It can be cleared by reading this register or setting RESET_N pin to 0 |
| 1 | ldo34_uvlo_int    | 0 |      | 1b: Indicates that the VIN34 power fell below the UVLO input           |
|   |                   |   |      | threshold or that the supplies have risen above the rising thresholds  |
|   |                   |   |      | after a UVLO fault   |
|   |                   |   |      | VIN12 Under-Voltage-Lock-Out Interrupt:                                |
|   |                   |   |      | 0b: Normal operation   |
|   | Ida40 mila ia4    | 0 | D/C  | It can be cleared by reading this register or setting RESET_N pin to 0 |
| 0 | ldo12_uvlo_int    | 0 | R/C  | 1b: Indicates that the VIN12 power fell below the UVLO input           |
|   |                   |   |      | threshold or that the supplies have risen above the rising thresholds  |
|   |                   |   |      | after a UVLO fault   |
|   |                   |   |      |  |

## • 0x18 UVP\_STAU Register ---- LDO UVP Status Register. Default = 0x00

| Bit | Name          | Default | Туре | Description  |
|-----|---------------|---------|------|--|
| 7   | Rev.          | 0       | R    | Reserved   |
| 6   | ldo7_uvp_stau | 0       | R    | LDO7 UVP Status: 0b: Clear 1b: Under-Voltage event occurred on LDO7 output while LDO7 is been commanded to be enabled. |

|   |               |   |   | LDO6 UVP Status:  |
|---|---------------|---|---|---|
|   |               |   |   | 0b: Clear   |
| 5 | ldo6_uvp_stau | 0 | R | 1b: Under-Voltage event occurred on LDO6 output while LDO6 is |
|   |               |   |   | been commanded to be enabled.                                 |
|   |               |   |   | LDO5 UVP Status:  |
|   |               | • |   | 0b: Clear   |
| 4 | ldo5_uvp_stau | 0 | R | 1b: Under-Voltage event occurred on LDO5 output while LDO5 is |
|   |               |   |   | been commanded to be enabled.                                 |
|   |               |   |   | LDO4 UVP Status:  |
| 3 | Ide4 uve etau | 0 | R | 0b: Clear   |
| 3 | ldo4_uvp_stau | 0 |   | 1b: Under-Voltage event occurred on LDO4 output while LDO4 is |
|   |               |   |   | been commanded to be enabled.                                 |
|   |               | 0 | R | LDO3 UVP Status:  |
| 2 | Ido2 uun otou |   |   | 0b: Clear   |
|   | ldo3_uvp_stau |   |   | 1b: Under-Voltage event occurred on LDO3 output while LDO3 is |
|   |               |   |   | been commanded to be enabled.                                 |
|   |               |   | R | LDO2 UVP Status:  |
| 1 | Ido2 uva stau | 0 |   | 0b: Clear   |
| ' | ldo2_uvp_stau | U |   | 1b: Under-Voltage event occurred on LDO2 output while LDO2 is |
|   |               |   |   | been commanded to be enabled.                                 |
|   |               |   | R | LDO1 UVP Status:  |
| 0 | Ide1 una etau | 0 |   | 0b: Clear   |
| 0 | ldo1_uvp_stau | 0 |   | 1b: Under-Voltage event occurred on LDO1 output while LDO1 is |
|   |               |   |   | been commanded to be enabled.                                 |

### • 0x19 OCP\_STAU Register ---- LDO OCP Status Register. Default = 0x00

| Bit | Name          | Default | Туре | Description   |  |
|-----|---------------|---------|------|---|--|
| 7   | Rev.          | 0       | R    | Reserved  |  |
| 6   | ldo7_ocp_stau | 0       | R    | LDO7 OCP Status:  0b: Clear  1b: Over current event detected on the LDO7 output while LDO7 is been commanded to be enabled. |  |
| 5   | ldo6_ocp_stau | 0       | R    | LDO6 OCP Status:  0b: Clear  1b: Over current event detected on the LDO6 output while LDO7 is been commanded to be enabled. |  |
| 4   | ldo5_ocp_stau | 0       | R    | LDO5 OCP Status:  0b: Clear  1b: Over current event detected on the LDO5 output while LDO5 is been commanded to be enabled. |  |

|   |                 |   |   | LDO4 OCP Status:  |
|---|-----------------|---|---|---|
| , | lele 4 com etc. | 0 | _ | is been commanded to be enabled.  LDO3 OCP Status:  0b: Clear  1b: Over current event detected on the LDO3 output while LDO3 is been commanded to be enabled. |
| 3 | Ido4_ocp_stau   | 0 | R | 1b: Over current event detected on the LDO4 output while LDO4   |
|   |                 |   |   | is been commanded to be enabled.  |
|   |                 |   |   | LDO3 OCP Status:  |
| 2 | Ido? oon otou   | 0 | R | 0b: Clear   |
|   | 2 Ido3_ocp_stau |   |   | 1b: Over current event detected on the LDO3 output while LDO3   |
|   |                 |   |   | is been commanded to be enabled.  |
|   |                 | 0 | R | LDO2 OCP Status:  |
| 1 | Ido? oon otou   |   |   | 0b: Clear   |
| ' | ldo2_ocp_stau   |   |   | 1b: Over current event detected on the LDO2 output while LDO2   |
|   |                 |   |   | is been commanded to be enabled.  |
|   |                 |   |   | LDO1 OCP Status:  |
| 0 | Ido1 con stou   | 0 | R | 0b: Clear   |
| 0 | ldo1_ocp_stau   | U | K | 1b: Over current event detected on the LDO1 output while LDO1   |
|   |                 |   |   | is been commanded to be enabled.  |

## • 0x1A TSD\_UVLO\_STAU Register ---- TSD and UVLO Status Register. Default = 0x00

| Bit | Name             | Default | Туре | Description   |  |
|-----|------------------|---------|------|---|--|
|     |                  |         |      | Thermal Shutdown Status:  |  |
| 7   | tsd_stau         | 0       | R    | 0b: Normal operation  |  |
|     |                  |         |      | Thermal Shutdown Status:  Ob: Normal operation 1b: A Thermal Shutdown event detected  Thermal Warning Status: Ob: Normal operation 1b: The temperature is above the thermal Warning threshold and shutdown is impending.  VSYS Under-Voltage-Lock-Out Status: Ob: Normal operation 1b: Indicates that the VSYS power fell below the UVLO input threshold.  VIN7 Under-Voltage-Lock-Out Status: Ob: Normal operation 1b: Indicates that the VIN7 power fell below the UVLO input threshold while LDO7 is been commanded to be enabled.  VIN6 Under-Voltage-Lock-Out Status: Ob: Normal operation 1b: Indicates that the VIN6 power fell below the UVLO input threshold while LDO6 is been commanded to be enabled. |  |
|     |                  |         |      | Thermal Warning Status:   |  |
| 6   | tsd wrn stau     | 0       | D    | 0b: Normal operation  |  |
| 0   | tsu_wiii_stau    | U       | K    | 1b: The temperature is above the thermal Warning threshold and  |  |
|     |                  |         |      | shutdown is impending.  |  |
|     |                  |         |      | VSYS Under-Voltage-Lock-Out Status:   |  |
| 5   | vovo uvlo otov   | 0       | В    | 0b: Normal operation  |  |
| 5   | 5 vsys_uvlo_stau | 0       | K    | 1b: Indicates that the VSYS power fell below the UVLO input   |  |
|     |                  |         |      | threshold.  |  |
|     |                  |         |      | VIN7 Under-Voltage-Lock-Out Status:   |  |
| 1   | ldo7 undo otou   | 0       | В    | 0b: Normal operation  |  |
| 4   | ldo7_uvlo_stau   | U       | ĸ    | 1b: Indicates that the VIN7 power fell below the UVLO input   |  |
|     |                  |         |      | threshold while LDO7 is been commanded to be enabled.   |  |
|     |                  |         |      | VIN6 Under-Voltage-Lock-Out Status:   |  |
| 3   | lde6 unde eteu   | 0       | В    | 0b: Normal operation  |  |
| 3   | ldo6_uvlo_stau   | 0       | K    | 1b: Indicates that the VIN6 power fell below the UVLO input   |  |
|     |                  |         |      | threshold while LDO6 is been commanded to be enabled.   |  |
|     |                  |         |      | VIN5 Under-Voltage-Lock-Out Status:   |  |
| 2   | ldo5_uvlo_stau   | 0       | R    | 0b: Normal operation  |  |
|     |                  |         |      | 1b: Indicates that the VIN5 power fell below the UVLO input   |  |

|   |                 |   |   | threshold while LDO5 is been commanded to be enabled.        |
|---|-----------------|---|---|--|
|   |                 |   |   | VIN34 Under-Voltage-Lock-Out Status:                         |
|   |                 |   |   | 0b: Normal operation   |
| 1 | ldo34_uvlo_stau | 0 | R | 1b: Indicates that the VIN34 power fell below the UVLO input |
|   |                 |   |   | threshold while LDO3 or LDO4 is been commanded to be         |
|   |                 |   |   | enabled.   |
|   |                 |   |   | VIN12 Under-Voltage-Lock-Out Status:                         |
|   |                 |   |   | 0b: Normal operation   |
| 0 | ldo12_uvlo_stau | 0 | R | 1b: Indicates that the VIN12 power fell below the UVLO input |
|   |                 |   |   | threshold while LDO1 or LDO2 is been commanded to be         |
|   |                 |   |   | enabled.   |

## ■ 0x1B SUSD\_STAU Register ---- LDO Suspend Status Register. Default = 0x00

| Bit | Name            | Default | Туре  | Description  |
|-----|-----------------|---------|---|--|
|     |                 |         |   | Chip Suspension:   |
| 7   | chip susd stau  | 0       |   | 0b: Chip normal state  |
| 7   | criip_susu_stau | U       |   | 1b: The entire chip has been suspended due to a global fault |
|     |                 |         |   | condition  |
|     |                 |         |   | LDO7 Output Suspended:                                       |
| 6   | ldo7_susd_stau  | 0       | R   | 0b: LDO7 in normal state.                                    |
|     |                 |         | Chip Suspension:  0b: Chip normal state  1b: The entire chip has been suspended due to a global fault condition  LDO7 Output Suspended: |  |
|     |                 |         |   | LDO6 Output Suspended:                                       |
| 5   | ldo6_susd_stau  | 0       | R   | 0b: LDO6 in normal state.                                    |
|     |                 |         |   | 1b: LDO6 has been suspended due to a fault condition.        |
|     |                 |         |   | LDO5 Output Suspended:                                       |
| 4   | ldo5_susd_stau  | 0       | R   | 0b: LDO5 in normal state.                                    |
|     |                 |         |   | 1b: LDO5 has been suspended due to a fault condition.        |
|     |                 |         |   | LDO4 Output Suspended:                                       |
| 3   | ldo4_susd_stau  | 0       | R   | 0b: LDO4 in normal state.                                    |
|     |                 |         |   | 1b: LDO4 has been suspended due to a fault condition.        |
|     |                 |         |   | LDO3 Output Suspended:                                       |
| 2   | ldo3_susd_stau  | 0       | R   | 0b: LDO3 in normal state.                                    |
|     |                 |         |   | 1b: LDO3 has been suspended due to a fault condition.        |
|     |                 |         |   | LDO2 Output Suspended:                                       |
| 1   | ldo2_susd_stau  | 0       | R   | 0b: LDO2 in normal state.                                    |
|     |                 |         |   | 1b: LDO2 has been suspended due to a fault condition.        |
|     |                 |         |   | LDO1 Output Suspended:                                       |
| 0   | ldo1_susd_stau  | 0       | R   | 0b: LDO1 in normal state.                                    |
|     |                 |         |   | 1b: LDO1 has been suspended due to a fault condition.        |

### • 0x1C UVP\_INTMA Register ---- LDO UVP Interrupt MASK Register. Default = 0x00

| Bit      | Name          | Default | Туре         | Description   |
|----------|---------------|---------|--------------|---|
| 7        | Rev.          | 0       | 0 R Reserved |   |
|          |               |         |              | LDO7 UVP Mask:  |
| 6        | ldo7_uvp_mask | 0       | R/W          | 0b: No masking of interrupt.  |
| 0        | ido7_dvp_mask | U       | FX/VV        | 1b: INTN pin will not change states when LDO7 Under Voltage   |
|          |               |         |              | interrupt occurs  |
|          |               |         |              | LDO6 UVP Mask:  |
| 5        | ldo6 uwn maak | 0       | R/W          | 0b: No masking of interrupt.  |
| 3        | ldo6_uvp_mask | U       | FX/VV        | 1b: INTN pin will not change states when LDO6 Under Voltage   |
|          |               |         |              | interrupt occurs  |
|          |               |         |              | LDO5 UVP Mask:  |
| 4        | ldo5 uvn mook |         | D/M/         | 0b: No masking of interrupt.  |
| 4        | ldo5_uvp_mask | 0       | R/VV         | 1b: INTN pin will not change states when LDO5 Under Voltage   |
|          |               |         |              | interrupt occurs  |
|          |               |         |              | LDO4 UVP Mask:  |
| 3        | lda4 uwn maak | 0       | R/W          | 0b: No masking of interrupt.  |
| 3        | ldo4_uvp_mask | U       |              | 1b: INTN pin will not change states when LDO4 Under Voltage   |
|          |               |         |              | interrupt occurs  |
|          |               |         |              | LDO3 UVP Mask:  |
| 2        | ldo3_uvp_mask | 0       | D/M/         | 0b: No masking of interrupt.  |
|          | luos_uvp_mask | U       | FX/VV        | 1b: INTN pin will not change states when LDO3 Under Voltage   |
|          |               |         |              | interrupt occurs.   |
|          |               |         |              | LDO2 UVP Mask:  |
| 1        | ldo2_uvp_mask | 0       | D/M/         | 0b: No masking of interrupt.  |
| <b>'</b> | idoz_dvp_mask | U       | FX/VV        | 1b: INTN pin will not change states when LDO2 Under Voltage   |
|          |               |         |              | interrupt occurs  |
|          |               |         |              | LDO1 UVP Mask:  |
| 0        | ldo1 uvn maak | 0       | D/M/         | 0b: No masking of interrupt.  |
| "        | ldo1_uvp_mask | 0       | K/VV         | 1b: INTN pin will not change states when LDO1 Under Voltage   |
|          |               |         |              | 1b: INTN pin will not change states when LDO5 Under Voltage interrupt occurs  LDO4 UVP Mask: 0b: No masking of interrupt. 1b: INTN pin will not change states when LDO4 Under Voltage interrupt occurs  LDO3 UVP Mask: 0b: No masking of interrupt. 1b: INTN pin will not change states when LDO3 Under Voltage interrupt occurs.  LDO2 UVP Mask: 0b: No masking of interrupt. 1b: INTN pin will not change states when LDO2 Under Voltage interrupt occurs.  LDO2 UVP Mask: 0b: No masking of interrupt. 1b: INTN pin will not change states when LDO2 Under Voltage interrupt occurs  LDO1 UVP Mask: 0b: No masking of interrupt. |

### • 0x1D OCP\_INTMA Register ---- LDO OCP Interrupt MASK Register. Default = 0x00

| Bit | Name          | Default | Туре | Description  |
|-----|---------------|---------|------|--|
| 7   | Rev.          | 0       | R    | Reserved   |
| 6   | ldo7_ocp_mask | 0       | R/W  | LDO7 OCP Mask:  0b: No masking of interrupt.  1b: INTN pin will not change states when LDO7 Over-Current interrupt occurs. |

|   |                 |   |       | LDO6 OCP Mask:   |  |
|---|-----------------|---|-------|--|--|
| 5 | ldo6_ocp_mask   | 0 | R/W   | 0b: No masking of interrupt.                               |  |
|   | idoo_ocp_mask   | U | K/VV  | 1b: INTN pin will not change states when LDO6 Over-Current |  |
|   |                 |   |       | interrupt occurs.  |  |
|   |                 |   |       | LDO5 OCP Mask:   |  |
| 4 | ldoE oon mook   | 0 | R/W   | 0b: No masking of interrupt.                               |  |
| 4 | ldo5_ocp_mask   | U | FC/VV | 1b: INTN pin will not change states when LDO5 Over-Current |  |
|   |                 |   |       | interrupt occurs.  |  |
|   |                 |   |       | LDO4 OCP Mask:   |  |
| 3 | ldo4_ocp_mask 0 | 0 | R/W   | 0b: No masking of interrupt.                               |  |
| 3 |                 | U |       | 1b: INTN pin will not change states when LDO4 Over-Current |  |
|   |                 |   |       | interrupt occurs.  |  |
|   |                 | 0 | R/W   | LDO3 OCP Mask:   |  |
| 2 | ldo3_ocp_mask   |   |       | 0b: No masking of interrupt.                               |  |
| 2 |                 |   |       | 1b: INTN pin will not change states when LDO3 Over-Current |  |
|   |                 |   |       | interrupt occurs.  |  |
|   |                 |   | R/W   | LDO2 OCP Mask:   |  |
| 1 | Ida O aan maadk | 0 |       | 0b: No masking of interrupt.                               |  |
| 1 | ldo2_ocp_mask   | 0 |       | 1b: INTN pin will not change states when LDO2 Over-Current |  |
|   |                 |   |       | interrupt occurs.  |  |
|   |                 |   |       | LDO1 OCP Mask:   |  |
|   | lda1 aan mesk   | 0 | R/W   | 0b: No masking of interrupt.                               |  |
| 0 | ldo1_ocp_mask   |   |       | 1b: INTN pin will not change states when LDO1 Over-Current |  |
|   |                 |   |       | interrupt occurs.  |  |
|   |                 |   |       | L  |  |

## ■ 0x1E TSD\_UVLO\_INTMA Register ---- TSD and UVLO Interrupt MASK Register. Default = 0x00

| Bit | Name             | Default | Туре                  | Description   |  |
|-----|------------------|---------|-----------------------|---|--|
|     |                  |         |                       | Thermal Shutdown Mask:  |  |
| 7   | tsd_mask         | 0       | R/W                   | 0b: No masking of interrupt.  |  |
| '   | tsu_mask         | U       | 17/77                 | 1b: INTN pin will not change states when a Thermal Shutdown   |  |
|     |                  |         |                       | Thermal Shutdown Mask:  0b: No masking of interrupt.  1b: INTN pin will not change states when a Thermal Shutdown interrupt occurs.  Thermal Warning Mask:  0b: No masking of interrupt.  1b: INTN pin will not change states when a Thermal Shutdown Warning interrupt occurs.  VSYS Under-Voltage-Lock-Out Mask:  0b: No masking of interrupt  1b: INTN pin will not change states when VSYS Input Power Under Voltage interrupt occurs.  VIN7 Under-Voltage-Lock-Out Mask: |  |
|     |                  |         | Thermal Warning Mask: |   |  |
| 6   | 6 tsd_wrn_mask   | 0       | R/W                   | 0b: No masking of interrupt.  |  |
| 0   |                  |         |                       | 1b: INTN pin will not change states when a Thermal Shutdown   |  |
|     |                  |         |                       | Warning interrupt occurs.   |  |
|     |                  |         |                       | VSYS Under-Voltage-Lock-Out Mask:   |  |
| 5   | vsys uvlo mask   | 0       | R/W                   | 0b: No masking of interrupt   |  |
| 3   | vsys_uvio_iiiask | U       | R/VV                  | 1b: INTN pin will not change states when VSYS Input Power   |  |
|     |                  |         |                       | Under Voltage interrupt occurs.   |  |
| 4   | ldo7 uvlo mask   | 0       | D/\/                  | VIN7 Under-Voltage-Lock-Out Mask:   |  |
| 4   | ldo7_uvlo_mask 0 |         | R/W                   | 0b: No masking of interrupt   |  |


|          |                |   |       | 1b: INTN pin will not change states when VIN7 Input Power  |  |
|----------|----------------|---|-------|--|--|
|          |                |   |       | Under Voltage interrupt occurs.                            |  |
|          |                |   |       | VIN6 Under-Voltage-Lock-Out Mask:                          |  |
|          | IdaCdaaal.     | 0 | DAA   | 0b: No masking of interrupt                                |  |
| 3        | ldo6_uvlo_mask | 0 | R/W   | 1b: INTN pin will not change states when VIN6 Input Power  |  |
|          |                |   |       | Under Voltage interrupt occurs.                            |  |
|          |                |   |       | VIN5 Under-Voltage-Lock-Out Mask:                          |  |
|          | IdaE vida made | 0 | DAA   | 0b: No masking of interrupt                                |  |
| 2        | ldo5_uvlo_mask | 0 | R/W   | 1b: INTN pin will not change states when VIN5 Input Power  |  |
|          |                |   |       | Under Voltage interrupt occurs.                            |  |
|          |                |   |       | VIN34 Under-Voltage-Lock-Out Mask:                         |  |
| 1        | ldo34_uvlo     | 0 | R/W   | 0b: No masking of interrupt                                |  |
| <b>'</b> | _mask          | U | FX/VV | 1b: INTN pin will not change states when VIN34 Input Power |  |
|          |                |   |       | Under Voltage interrupt occurs.                            |  |
|          |                |   |       | VIN12 Under-Voltage-Lock-Out Mask:                         |  |
| 0        | ldo12_uvlo     | 0 | R/W   | 0b: No masking of interrupt                                |  |
|          | _mask          |   |       | 1b: INTN pin will not change states when VIN12 Input Power |  |
|          |                |   |       | Under Voltage interrupt occurs.                            |  |


#### **Absolute Maximum Ratings**

| Symbol  | Parameters (Items)                              | Value                            | Unit |
|---|---|----------------------------------|------|
| V <sub>SYS</sub> , V <sub>IN12</sub> ,<br>V <sub>IN34</sub> , V <sub>IN5</sub> ,<br>V <sub>IN6</sub> , V <sub>IN7</sub> | POWER IN Pins Voltage                           | -0.3 to 6                        | V    |
| LDO1~7  | POWER OUT Pins Voltage                          | $-0.3$ to $(V_{IN} + 0.3) \le 6$ |      |
| SDA, SCL,<br>RESET_N  | SDA, SCL and RESET_N Pins Voltage               | -0.3 to 6                        | V    |
| INTN  | INTN Pin Voltage                                | -0.3 to 6                        | V    |
| I <sub>MAX1/2</sub>   | LDO1/2 Maximum Load Current                     | 1200                             | mA   |
| I <sub>MAX3~7</sub>   | LDO3~7 Maximum Load Current                     | 400                              | mA   |
| P <sub>D</sub> <sup>(1)(2)</sup>  | Maximum Power Consumption, Ta=25°C              | 1330                             | mW   |
| R <sub>0JA</sub> <sup>(1)</sup>   | Thermal Resistance, Junction-to-Ambient,Ta=25°C | 75                               | °C/W |
| TJ  | Operating Junction Temperature                  | -40 to 150                       | °C   |
| Tstg  | Storage Temperature                             | -65 to 150                       | °C   |
| T <sub>SLOD</sub>   | Lead Temperature (Soldering, 10 sec)            | 300                              | °C   |
| ESD <sup>(3)</sup>  | НМВ   | 4000                             | V    |
| ESDIG   | CDM   | 1500                             | V    |

**Note (1)**: PD and R<sub>θJA</sub> are measured under natural convection (still air) at TA = 25°C with the component mounted on 101.5\*114.5mm FR-4, 4layer, Top and Bottom layer 1.5oz, both two inner layer 1oz. Meet JEDEC (JESD51-9) standard.

**Note (2)**: Recommended operating conditions are only used to limit the reasonable use range of the single condition of the product, and the circuit use must comply with other instructions in the manual. For parameter performance indicators, please refer to the EC table and the test condition specification in the table.





**Power Dissipation** 

Measurement Board pattern

Note (3): This device series incorporates ESD protection and is tested by the following methods:

HBM tested per EIA/JESD22-A114

CDM tested per EIA/JESD22-C101

# **Recommended Operating Conditions**

| Symbol                                 | Parameters  | Rating     | Unit |
|--|---|------------|------|
| Vvsys                                  | Supply Input Voltage  | 2.7 to 5.5 | V    |
| V <sub>VIN12</sub>                     | Supply Input Voltage  | 1.0 to 2.0 | V    |
| V <sub>VIN34</sub>                     | Supply Input Voltage  | 1.9 to 5.5 | V    |
| V <sub>VIN5</sub>                      | Supply Input Voltage  | 1.9 to 5.5 | V    |
| V <sub>VIN6</sub>                      | Supply Input Voltage  | 1.9 to 5.5 | V    |
| V <sub>VIN7</sub>                      | Supply Input Voltage  | 1.9 to 5.5 | V    |
| I <sub>LDO3~7</sub>                    | Output Current(400mA LDO)                                     | 0 to 400   | mA   |
| I <sub>LDO1/2</sub>                    | Output Current(1200mA LDO)                                    | 0 to 1200  | mA   |
| TA                                     | Operating Ambient Temperature                                 | -40 to 85  | °C   |
| C <sub>VIN12</sub>                     | Effective Input Ceramic Capacitor Value                       | 4.7 to 47  | uF   |
| Cvsys/Cvin34/<br>Cvin5/Cvin6/<br>Cvin7 | Effective Input Ceramic Capacitor Value                       | 0.47 to 10 | uF   |
| Cvref                                  | Effective Bypass Ceramic Capacitor Value                      | 0 to 1     | uF   |
| C <sub>LDO1/2</sub>                    | Effective Output Ceramic Capacitor Value(1200mA LDO)          | 4.7 to 22  | uF   |
| C LD03~7                               | Effective Output Ceramic Capacitor Value(400mA LDO)           | 0.68 to 10 | uF   |
| ESR                                    | Input and Output Capacitor Equivalent Series Resistance (ESR) | 5 to 100   | mΩ   |

### **Electrical Characteristics**

 $(Unless otherwise noted, V_{VIN12}=V_{LDO1/2}+0.25V, V_{VSYS}=(V_{LDO1/2}+1.6V) \ or \ 2.7V \ whichever greater, I_{OUT}=1mA, C_{VIN12}=10\mu F, C_{VSYS}=C_{VIN34}=C_{VIN5}=C_{VIN6}=C_{VIN7}=1uF, C_{LDO1}=C_{LDO2}=10\mu F, C_{LDO3}=C_{LDO4}=C_{LDO5}=C_{LDO6}=C_{LDO7}=1\mu F, C_{VREF}=0.1\mu F, Ta=-40^{\circ}C\sim85^{\circ}C. \ Typical values are at. Ta=25 ^{\circ}C, V_{VSYS}=3.8V; V_{VIN12}=1.3V; V_{VIN34}, V_{VIN5}, V_{VIN6}, V_{VIN7}=3.8V; V_{LDO1/2}=1.05V, V_{LDO3/4/5/6/7}=2.8V.)$ 

| Symbol   | Parameters                                      | Parameters Conditions   |      | Тур  | Max  | Unit |
|--|---|---|------|------|------|------|
| V <sub>VIN12</sub>   | VIN12 Input Voltage<br>Range                    | Vvin12>(VLDO1/2+VDROP_LDO1/2)   | 1.0  |      | 2.0  | V    |
| VVIN34 <sup>(4)</sup> , VVIN5 <sup>(4)</sup> , VVIN6 <sup>(4)</sup> , VVIN7 <sup>(4)</sup> | VIN34,VIN5,VIN6,<br>VIN7 Input Voltage<br>Range |   | 1.9  |      | 5.5  | V    |
| V <sub>VSYS</sub> (5)  | VSYS Voltage Range                              | V <sub>LDO1/2</sub> +1.6V, V <sub>VSYS</sub> ≥2.7V & V <sub>VSYS</sub> >V <sub>LDOx</sub> +0.5V | 2.7  |      | 5.5  | V    |
| V . n. n. a  | VSYS Under-voltage                              | Rising, Ta=25 ℃   | 2.3  | 2.55 | 2.8  | V    |
| V uvlo_vsys  | lock-out  | Falling, Ta=25 °C   | 1.95 | 2.2  | 2.45 | V    |
| V UVLO_VIN12   | VIN12 Under-voltage                             | Rising  | 0.8  | 0.9  | 1.1  | V    |
| V UVLO_VIN12   | lock-out  | Falling   | 0.7  | 0.85 | 1.0  | V    |
| VUVLO_VIN34,   | VIN34,VIN5,VIN6,                                | Rising  | 1.7  | 1.8  | 1.9  | V    |
| V UVLO_VIN5, V UVLO_VIN6, V UVLO_VIN7  | VIN7 Under-voltage                              | Falling   | 1.65 | 1.75 | 1.8  | V    |
| I <sub>Q_ON</sub> (9)  |   | Active mode: V <sub>RESET_N</sub> =High and enable all LDO by I <sup>2</sup> C, no load         | 90   | 150  | 250  | μΑ   |
| IQ_OFF <sup>(9)</sup>  | V <sub>VSYS</sub> Current                       | V <sub>RESET_N</sub> =0V  | 0.01 | 1.5  | 3    | μA   |
| I <sub>Q_STB</sub> (9)   |   | V <sub>RESET_N</sub> =V <sub>VSYS</sub> and disable chip by I <sup>2</sup> C                    | 10   | 30   | 45   | μΑ   |
| I <sub>RESET_N</sub>   | RESET_N Pull-down Current                       | V <sub>RESET_N</sub> =5.5V, V <sub>VSYS</sub> =5.5V   | 0.01 | 0.3  | 1    | μΑ   |
| Vreset_nh  | RESET_N Input<br>Voltage High                   |   | 0.9  |      |      | V    |
| V <sub>RESET_NL</sub>  | RESET_N Input Voltage Low                       |   |      |      | 0.4  | V    |
| V <sub>I2CH</sub>  | SCL/SDA<br>Input Voltage High                   |   | 0.9  |      |      | V    |
| V <sub>I2CL</sub>  | SCL/SDA<br>Input Voltage Low                    |   |      |      | 0.3  | V    |
| VoL  | SDA Logic Low<br>Output                         | 3mA Sink  |      |      | 0.4  | V    |

### **Electrical Characteristics (Continued)**

 $(Unless otherwise noted, V_{VIN12}=V_{LDO1/2}+0.25V, V_{VSYS}=(V_{LDO1/2}+1.6V) \ or \ 2.7V \ whichever greater, I_{OUT}=1mA, C_{VIN12}=10\mu F, C_{VSYS}=C_{VIN34}=C_{VIN5}=C_{VIN6}=C_{VIN7}=1uF, C_{LDO1}=C_{LDO2}=10\mu F, C_{LDO3}=C_{LDO4}=C_{LDO5}=C_{LDO6}=C_{LDO7}=1\mu F, C_{VREF}=0.1\mu F, Ta=-40^{\circ}C\sim85^{\circ}C. \ Typical \ values \ are \ at. Ta=25^{\circ}C, V_{VSYS}=3.8V; V_{VIN12}=1.3V; V_{VIN34}, V_{VIN5}, V_{VIN6}, V_{VIN7}=3.8V; V_{LDO1/2}=1.05V, V_{LDO3/4/5/6/7}=2.8V.)$ 

| Symbol                              | Parameters                  | Conditions M                         |                           | Тур | Max | Unit |
|-------------------------------------|-----------------------------|--------------------------------------|---------------------------|-----|-----|------|
| Vol_intn                            | INTN Output Low<br>Voltage  | 3mA Sink                             |                           |     | 0.4 | V    |
| T <sub>TSD</sub> <sup>(6)</sup>     | Thermal shutdown threshold  | T <sub>J</sub> rising                | T <sub>J</sub> rising 130 |     | 165 | °C   |
| T <sub>HYS_TSD</sub> (6)            | Thermal shutdown hysteresis | T <sub>J</sub> falling from shutdown |                           | 25  |     | °C   |
| T <sub>TSB</sub> <sup>(6)</sup>     | Thermal warning threshold   | T <sub>J</sub> rising                |                           | 125 |     | °C   |
| T <sub>HYS_TSB</sub> <sup>(6)</sup> | Thermal warning hysteresis  | Tյ falling from warning              |                           | 25  |     | °C   |

### 1200mA LDO1/2

| Symbol                                | Parameters       | Conditions   | Min          | Тур  | Max       | Unit     |      |    |
|---------------------------------------|------------------|--|--------------|------|-----------|----------|------|----|
|                                       | Outrout Valtage  | I <sub>OUT</sub> =1mA∼1200mA, Ta=25°C                  | -1.0         |      | 1.0       | %        |      |    |
| V <sub>LDO1/2</sub>                   | Output Voltage   | I <sub>OUT</sub> =10mA, Ta=-40°C~85°C                  | -1.5         |      | 1.5       | %        |      |    |
| VDROP LDO1/2 <sup>(7)</sup>           | Dropout Voltage  | I <sub>OUT</sub> =500mA, V <sub>OUT</sub> =1.05V       |              | 50   | 75        | mV       |      |    |
| V DROP_LDO1/2                         | Dropout voitage  | I <sub>OUT</sub> =1000mA, V <sub>OUT</sub> =1.05V      |              | 100  | 150       | IIIV     |      |    |
| 10                                    |                  | Only LDO1 or LDO2 on, no load.                         |              | 65   | 100       | uA       |      |    |
| IQ <sub>LDO1/2_</sub> vsys            | Quiescent        | Total current on VSYS                                  |              | 03   | 100       | uA       |      |    |
| 10                                    | Current          | Only LDO1 or LDO2 on, no load.                         |              | 10   | 20        | uA       |      |    |
| IQ <sub>LDO1/2</sub> _VIN             |                  | Total current on VIN12                                 |              | 10   | 20        | uA       |      |    |
| lo oss upoue                          | VIN12 Standby    | $V_{VSYS} = V_{VIN12} = 3.8V$ , $V_{RESET\_N} = 0V$    |              | 0.1  | 1         | uA       |      |    |
| IQ_OFF_LDO1/2                         | Current          | or Shutdown by I <sup>2</sup> C                        |              | 0.1  | I         | uA       |      |    |
| lout_ldo1/2                           | Output Current   |  | 1200         |      |           | mA       |      |    |
| luu i pous                            | Current Limit    | Default Ilimit register value,                         | 1200 1400    |      | 1200 1400 | 1400     | 2500 | mA |
| ILIM_LDO1/2                           | Current Limit    | Ta=25°C  | 1200         | 1400 | 2500      | IIIA     |      |    |
| louent i neure                        | Short Current    | Default Ilimit register value                          | 200          | 350  | 500       | mA       |      |    |
| I <sub>SHORT_LDO1/2</sub>             | Limit            | V <sub>LDO1/2</sub> =0V, Ta=25°C                       | 200          | 330  | 300       | IIIA     |      |    |
|                                       | OUTPUT Under     | Falling, V <sub>O∪T</sub> =1.05V                       |              | 90   |           | %        |      |    |
| UVP <sub>LDO1/2</sub> <sup>(10)</sup> | Voltage          | @V <sub>VSYS</sub> -V <sub>OUT</sub> >1.1V             |              | 90   |           | V_target |      |    |
| OVPLDO1/2                             | Protection       | Rising, V <sub>OUT</sub> =1.05V                        |              | 95   |           | %        |      |    |
|                                       | Protection       | @V <sub>VSYS</sub> -V <sub>OUT</sub> >1.1V             |              | 95   |           | V_target |      |    |
| TMR <sub>LDO1/2</sub>                 | LDO1/2           | $V_{\text{OUT}}$ =1.05V, Time between $V_{\text{OUT}}$ | 50           | 80   | 110       | 116      |      |    |
| I IVITLDO1/2                          | Protection Timer | forced to 0.9V and INIT going low                      | going low 50 |      | 110       | us       |      |    |
| RegLOAD_LDO1/2                        | Load Regulation  | 1mA≤l <sub>OUT</sub> ≤1200mA                           |              | 10   | 20        | mV       |      |    |

### **Electrical Characteristics (Continued)**

 $(Unless otherwise noted, V_{VIN12}=V_{LDO1/2}+0.25V, V_{VSYS}=(V_{LDO1/2}+1.6V) \ or \ 2.7V \ whichever greater, I_{OUT}=1mA, C_{VIN12}=10\mu F, C_{VSYS}=C_{VIN34}=C_{VIN5}=C_{VIN6}=C_{VIN7}=1uF, C_{LDO1}=C_{LDO2}=10\mu F, C_{LDO3}=C_{LDO4}=C_{LDO5}=C_{LDO6}=C_{LDO7}=1\mu F, C_{VREF}=0.1\mu F, Ta=-40^{\circ}C\sim85^{\circ}C. \ Typical values are at. Ta=25 ^{\circ}C, V_{VSYS}=3.8V; V_{VIN12}=1.3V; V_{VIN34}, V_{VIN5}, V_{VIN6}, V_{VIN7}=3.8V; V_{LDO1/2}=1.05V, V_{LDO3/4/5/6/7}=2.8V.)$ 

| Symbol                               | Parameters              | Conditions  | Min | Тур  | Max  | Unit              |
|--------------------------------------|-------------------------|---|-----|------|------|-------------------|
|                                      | V <sub>VIN12</sub> Line | V <sub>LDO1/2</sub> +0.25V≤V <sub>VIN12</sub> ≤2V                     |     | 0.01 | 0.2  | %/V               |
|                                      | Regulation              | (I <sub>OUT</sub> =1mA)   |     |      |      |                   |
| Regline_LDO1/2                       | V <sub>VSYS</sub> Line  | 2.7V or (V <sub>LDO1/2</sub> +1.6V) whichever                         |     |      |      | 0/ 0/             |
|                                      | Regulation              | greater <v<sub>VSYS&lt;5.5V,</v<sub>                                  |     | 0.01 | 0.2  | %/V               |
|                                      |                         | V <sub>VIN12</sub> =V <sub>LDO1/2</sub> +0.25V, I <sub>OUT</sub> =1mA |     |      |      |                   |
|                                      |                         | $V_{IN}$ to $V_{OUT}$ , f=1kHz, Ripple                                | 65  | 80   | 100  |                   |
| PSRR_LDO1/2 <sup>(6)</sup>           | Ripple Rejection        | 0.2Vp-р, I <sub>ОUT</sub> =30mA                                       |     |      |      | dB                |
|                                      |                         | $V_{VSYS}$ to $V_{LDO1/2}$ , f=1kHz, Ripple                           | 65  | 80   | 100  |                   |
|                                      |                         | 0.2Vp-р, I <sub>ОUT</sub> =30mA                                       |     |      |      |                   |
| e <sub>N_LDO1/2</sub> <sup>(6)</sup> | Output Noise            | $V_{VIN12}$ =1.55V, $V_{OUT}$ =1.05V,                                 |     | 30   | 100  | μV <sub>RMS</sub> |
| GN_EDO1/2                            | Output Holse            | lout=30mA, f=10Hz to 100kHz   |     | 00   | 100  | A V KIVIS         |
|                                      | Output resistance       | $V_{RESET\_N}$ =0V, or Shutdown by $I^2C$ ,                           |     |      |      |                   |
| RLOW_LDO1/2                          | of auto discharge       | V <sub>ОUТ</sub> =0.5V, Та=25°С                                       | 250 | 350  | 450  | Ω                 |
|                                      | at off state            | $V_{SYS}=3.8V, V_{IN12}=1.3V$   |     |      |      |                   |
|                                      |                         | $V_{VIN12}$ = $V_{LDO1/2}$ +0.3 $V$ to                                |     |      |      |                   |
|                                      |                         | V <sub>LDO1/2</sub> +1.3V≤2V in 10us,                                 |     | 18   | 30   | mV                |
| \/(6)                                | Line transient          | I <sub>О∪т</sub> =1mA, Та=25°С  |     |      |      |                   |
| VTRLN_LDO1/2 <sup>(6)</sup>          | Line transient          | $V_{VIN12}=V_{LDO1/2}+1.3V$ to  |     |      |      |                   |
|                                      |                         | V <sub>LDO1/2</sub> +0.3V≤2V in 10us,                                 |     | 18   | 30   | mV                |
|                                      |                         | I <sub>О∪т</sub> =1mA, Та=25°С  |     |      |      |                   |
|                                      |                         | I <sub>OUT</sub> =1mA to 1200mA in 10us                               |     |      |      |                   |
|                                      |                         | V <sub>VIN12</sub> =V <sub>LDO1/2</sub> +0.5V≤2V,                     |     | 120  | 180  | mV                |
| (6)                                  | Land to an about        | Ta=25°C   |     |      |      |                   |
| VTRLD_+LDO1/2 <sup>(6)</sup>         | Load transient          | I <sub>OUT</sub> =1200mA to 1mA in 10us                               |     |      |      |                   |
|                                      |                         | V <sub>VIN12</sub> =V <sub>LDO1/2</sub> +0.5V≤2V,                     |     | 80   | 120  | mV                |
|                                      |                         | Ta=25°C   |     |      |      |                   |
|                                      |                         | V <sub>OUT</sub> ≥0.8V  |     |      |      |                   |
| Ton_ldo1/2 <sup>(6)(8)</sup>         | Turn-On Time            | From assertion of enable to   |     | 450  | 1500 | μs                |
|                                      |                         | V <sub>OUT</sub> =95%V <sub>LDO1/2(NOM)</sub>                         |     |      |      |                   |

### **Electrical Characteristics (Continued)**

 $(Unless otherwise noted, V_{VIN12} = V_{LDO1/2} + 0.25V, V_{VSYS} = (V_{LDO1/2} + 1.6V) \ or \ 2.7V \ whichever greater, I_{OUT} = 1mA, \\ C_{VIN12} = 10 \mu F, C_{VSYS} = C_{VIN34} = C_{VIN5} = C_{VIN6} = C_{VIN7} = 1uF, C_{LDO1} = C_{LDO2} = 10 \mu F, C_{LDO3} = C_{LDO4} = C_{LDO5} = C_{LDO6} = C_{LDO7} = 1 \mu F, C_{VREF} = 0.1 \mu F, Ta = -40 ^{\circ}C \sim 85 ^{\circ}C. \ Typical values are at. Ta = 25 ^{\circ}C, V_{VSYS} = 3.8V; V_{VIN12} = 1.3V; V_{VIN34}, V_{VIN5}, V_{VIN6}, V_{VIN7} = 3.8V; V_{LDO1/2} = 1.05V, V_{LDO3/4/5/6/7} = 2.8V.)$ 

### 400mA LDO3/LDO4

| Symbol                                  | Parameters       | Conditions   | Min                          | Тур  | Max | Unit         |    |
|---|------------------|--|------------------------------|------|-----|--------------|----|
| ) / (7)                                 | Dranaut Valtaga  | I <sub>OUT</sub> =400mA, V <sub>LDO3/4</sub> =1.8V                     |                              | 150  | 300 | mV           |    |
| VDROP_LDO3/4 <sup>(7)</sup>             | Dropout Voltage  | I <sub>OUT</sub> =400mA, V <sub>LDO3/4</sub> =2.8V                     |                              | 110  | 175 | mV           |    |
| V                                       | Regulated Output | I <sub>OUT</sub> =1mA∼400mA, Ta=25°C                                   | -2                           |      | 2   | %            |    |
| V <sub>LDO3/4</sub>                     | Voltage          | I <sub>OUT</sub> =1mA, Ta =-40°C~85°C                                  | -2                           |      | 2   | 70           |    |
|   | Output Voltage   | V <sub>LDO3/4</sub> =2.8V 3.3V≤V <sub>VIN34</sub> ≤5.5V,               |                              |      |     |              |    |
| RegLINE_LD03/4                          | Line Regulation  | I <sub>OUT</sub> =10mA   |                              | 0.01 | 0.2 | %/V          |    |
|   | Line Regulation  | $(\Delta V_{\text{LDO}3/4}/\Delta V_{\text{VIN}34}/V_{\text{LDO}3/4})$ |                              |      |     |              |    |
| Pog                                     | Output Voltage   | I <sub>OUT</sub> from 1mA to 400mA                                     |                              | 10   | 30  | mV           |    |
| Reg <sub>LOAD_LDO3/4</sub>              | Load Regulation  | $\Delta V_{\text{LDO3/4}}$   |                              | 10   | 30  | IIIV         |    |
|   |                  | $V_{LDO3/4}$ =2.8V, $I_{OUT}$ =1mA,                                    |                              |      |     |              |    |
|   |                  | $V_{VIN34}$ =3.8V to 5.5V in 10us,                                     |                              | 5    | 20  |              |    |
|   |                  | Ta=25°C  |                              |      |     |              |    |
|   | Line Transient   | $V_{LDO3/4}$ =2.8V, $I_{OUT}$ =1mA,                                    | 5                            |      |     |              |    |
| V(6)                                    | (The absolute    | V <sub>VIN34</sub> =5.5V to 3.8V in 10us,                              |                              |      | 20  | <b>170.1</b> |    |
| VTRLN_LDO3/4 <sup>(6)</sup>             | value of the     | Ta=25°C  |                              |      |     | mv           |    |
|   | output change)   | $I_{OUT}$ =1mA, $V_{VIN34}$ = $V_{OUT}$ +1 to 5.5 $V$                  | 5                            |      | 35  |              |    |
|   |                  | at 10us/V, Ta=25°C   |                              |      | 33  |              |    |
|   |                  | $I_{OUT}$ =1mA, $V_{VIN34}$ =5.5V to $V_{OUT}$ +1 at                   |                              |      | 35  |              |    |
|   |                  | 10us/V, Ta=25°C  |                              | 3    | 3   |              |    |
|   |                  | $V_{LDO3/4}=2.8V,\ V_{VIN34}=3.8V,$                                    |                              |      |     |              |    |
|   | Load Transient   | $I_{\text{OUT}}$ from 1mA to 400mA in 10us,                            |                              | 40   | 80  |              |    |
| V <sub>TRLD</sub> LDO3/4 <sup>(6)</sup> | (The absolute    | Ta=25°C  |                              |      |     | mv           |    |
| V TRLD_LDO3/4**/                        | value of the     | $V_{LDO3/4}=2.8V,\ V_{VIN34}=3.8V,$                                    |                              |      |     | IIIV         |    |
|   | output change)   | $I_{\text{OUT}}$ from 400mA to 1mA in 10us,                            |                              | 40   | 80  |              |    |
|   |                  | Ta=25°C  |                              |      |     |              |    |
| 10, 500,4, 1,01,0                       |                  | Only LDO3 or LDO4 on, no load.   |                              | 30   | 55  |              |    |
| IQ <sub>LDO3/4</sub> _vsys              | Quiescent        | Total current on VSYS  |                              | 30   | 55  | uA           |    |
| 10. 2004 14::                           | Current          | Only LDO3 or LDO4 on, no load.   |                              | 14   | 30  |              |    |
| IQ <sub>LDO3/4</sub> _vin               |                  | Total current on VIN34   | 14                           |      | 30  | uA           |    |
| lo off i posit                          | VIN3~4 Standby   | $V_{VSYS}=V_{VIN3/4}=3.8V, V_{RESET\_N}=0V$                            | 8V, V <sub>RESET_N</sub> =0V |      | 0.4 | 0.1 1        | uA |
| IQ_OFF_LDO3/4                           | Current          | or Shutdown by I <sup>2</sup> C  |                              | 0.1  | ı   | uA           |    |

### **Electrical Characteristics (Continued)**

 $(Unless otherwise noted, V_{VIN12}=V_{LDO1/2}+0.25V, V_{VSYS}=(V_{LDO1/2}+1.6V) \ or \ 2.7V \ whichever greater, I_{OUT}=1mA, C_{VIN12}=10\mu F, C_{VSYS}=C_{VIN34}=C_{VIN5}=C_{VIN6}=C_{VIN7}=1uF, C_{LDO1}=C_{LDO2}=10\mu F, C_{LDO3}=C_{LDO4}=C_{LDO5}=C_{LDO6}=C_{LDO7}=1\mu F, C_{VREF}=0.1\mu F, Ta=-40^{\circ}C\sim85^{\circ}C. \ Typical values are at. Ta=25 ^{\circ}C, V_{VSYS}=3.8V; V_{VIN12}=1.3V; V_{VIN34}, V_{VIN5}, V_{VIN6}, V_{VIN7}=3.8V; V_{LDO1/2}=1.05V, V_{LDO3/4/5/6/7}=2.8V.)$ 

| Symbol                                | Parameters        | arameters Conditions Min                                 |       | Тур | Max | Unit                |
|---------------------------------------|-------------------|--|-------|-----|-----|---------------------|
| lout_ldo3/4                           | Output Current    |  | 400   |     |     | mA                  |
| l                                     | Over Current      | Default Ilimit register value,                           | 400   | 550 | 900 | mA                  |
| ILMT_LDO3/4                           | Limit             | V <sub>VIN34</sub> =V <sub>LDOx_VSET</sub> +1V, Ta=25°C  | 400   | 550 | 900 | IIIA                |
| louopt Lpoor                          | Short Current     | Default Ilimit register value,                           | 20    | 45  | 80  | mA                  |
| SHORT_LDO3/4                          | Limit             | V <sub>LDO3/4</sub> =0V, Ta=25°C                         | 20    | 45  | 00  | ША                  |
|                                       | OUTPUT Under      | Falling, Vουτ=2.8V                                       |       | 80  |     | %                   |
| UVP <sub>LDO3/4</sub> <sup>(10)</sup> | Voltage           | @V <sub>VSYS</sub> -V <sub>OUT</sub> >1.1V               |       | 80  |     | V <sub>target</sub> |
| OVFLDO3/4                             | Protection        | Rising, Vout=2.8V  |       | 90  |     | %                   |
|                                       | Frotection        | @V <sub>VSYS</sub> -V <sub>OUT</sub> >1.1V               |       | 90  |     | V <sub>target</sub> |
| TMR <sub>LDO3/4</sub>                 | LDO3/4            | Vout=2.8V, Time between Vout                             | 50 80 |     | 110 | us                  |
| TIVII (LDO3/4                         | Protection Timer  | forced to 2.2V and INIT going low                        | 30    | 00  | 110 | uo                  |
| PSRR_LDO3/4 <sup>(6)</sup>            | Power Supply      | f=1kHz, $C_{LDO3/4}$ =1 $\mu$ F, $I_{OUT}$ =20mA,        | 72 92 |     | 112 | dB                  |
| T OTTTLDO3/4                          | Rejection Ratio   | $V_{VSYS}=V_{LDOx\_VSET}+1V$ , Ta=25°C                   | 12    | 32  | 112 | uБ                  |
|                                       |                   | 10Hz to 100kHz,  |       |     |     |                     |
| e <sub>N</sub> <sup>(6)</sup>         | Output Noise      | $I_{OUT}$ =30mA, $V_{LDO3/4}$ =2.8V,                     |       | 10  | 100 | μV <sub>RMS</sub>   |
| E <sub>N</sub> (*)                    | Output Noise      | $V_{VSYS}=V_{VIN34}=3.8$ ,                               |       | 10  | 100 | µ V RMS             |
|                                       |                   | C <sub>LDO3~4</sub> =1µF, Ta=25°C                        |       |     |     |                     |
|                                       | Output resistance | $V_{SYS}=V_{IN34}=3.8V$ , $V_{RESET\_N}=0V$ ,            |       |     |     |                     |
| RLOW_LDO3/4                           | of auto discharge | or Shutdown by I <sup>2</sup> C, I <sub>OUT</sub> =10mA, | 250   | 350 | 450 | Ω                   |
|                                       | at off state      | Ta=25 °C   |       |     |     |                     |
| Ton 1 poo(4(6)(8)                     | Output Turn-on    | From enable to $V_{\text{OUT}}$ =95% of                  |       | 180 | 300 | II.e                |
| Ton_ldo3/4 <sup>(6)(8)</sup>          | Delay Time        | Vout(NOM)  |       | 100 | 300 | us                  |

### **Electrical Characteristics (Continued)**

 $(Unless otherwise noted, V_{VIN12} = V_{LDO1/2} + 0.25V, V_{VSYS} = (V_{LDO1/2} + 1.6V) \ or \ 2.7V \ whichever greater, I_{OUT} = 1mA, \\ C_{VIN12} = 10 \mu F, C_{VSYS} = C_{VIN34} = C_{VIN5} = C_{VIN6} = C_{VIN7} = 1uF, C_{LDO1} = C_{LDO2} = 10 \mu F, C_{LDO3} = C_{LDO4} = C_{LDO5} = C_{LDO6} = C_{LDO7} = 1 \mu F, C_{VREF} = 0.1 \mu F, Ta = -40 ^{\circ}C \sim 85 ^{\circ}C. \ Typical values are at. Ta = 25 ^{\circ}C, V_{VSYS} = 3.8V; V_{VIN12} = 1.3V; V_{VIN34}, V_{VIN5}, V_{VIN6}, V_{VIN7} = 3.8V; V_{LDO1/2} = 1.05V, V_{LDO3/4/5/6/7} = 2.8V.)$ 

### 400mA LDO5~LDO7

| Symbol                       | Parameters        | Conditions  | Min | Тур  | Max | Unit |
|------------------------------|-------------------|---|-----|------|-----|------|
| ) / (7)                      | Duan              | I <sub>OUT</sub> =400mA, V <sub>LDO5~7</sub> =1.8V                      |     | 150  | 300 | mV   |
| VDROP_LDO5~7 <sup>(7)</sup>  | Dropout Voltage   | I <sub>ОUТ</sub> =400mA, V <sub>LDO5-7</sub> =2.8V                      |     | 110  | 175 | mV   |
| \ <u>/</u>                   | Regulated Output  | I <sub>OUT</sub> =1mA~400mA,Та=25°С                                     | -2  |      | 2   | %    |
| V <sub>LD05~7</sub>          | Voltage           | I <sub>OUT</sub> =1mA~400mA, Ta=-40°C~85°C                              | -2  |      | 2   | %    |
|                              | Output Voltage    | V <sub>LDO5~7</sub> =2.8V 3.3V≤V <sub>VIN5~7</sub> ≤5.5V,               |     |      |     |      |
| RegLINE_LDO5~7               | Output Voltage    | I <sub>OUT</sub> =10mA  |     | 0.01 | 0.2 | %/V  |
|                              | Line Regulation   | ( $\Delta V_{LDO5\sim7}/\Delta V_{VINX}/V_{LDO5\sim7}$ )                |     |      |     |      |
| Pograva                      | Output Voltage    | I <sub>OUT</sub> from 1mA to 400mA                                      |     | 10   | 30  | mV   |
| RegLOAD_LDO5~7               | Load Regulation   | ΔV <sub>LDO5~7</sub>  |     | 10   | 30  | IIIV |
|                              |                   | V <sub>LDO5~7</sub> =2.8V, I <sub>ОUТ</sub> =1mA,                       |     |      |     |      |
|                              |                   | V <sub>VIN5∼7</sub> =3.8V to 5.5V in 10us,                              |     | 5    | 20  |      |
|                              |                   | Ta=25°C   |     |      |     |      |
|                              | Line Transient    | V <sub>LDO5~7</sub> =2.8V, I <sub>OUT</sub> =1mA,                       |     |      |     |      |
| V (6)                        | (The absolute     | V <sub>IN5~7</sub> =5.5V to 3.8V in 10us,                               |     | 5    | 20  |      |
| VTRLN_LD05~7 <sup>(6)</sup>  | value of the      | Ta=25°C   |     |      |     | mv   |
|                              | output change)    | I <sub>OUT</sub> =1mA, V <sub>VIN5~7</sub> =V <sub>OUT</sub> +1 to 5.5V |     | 5    | 35  |      |
|                              |                   | at 10us/V, Ta=25°C  |     | 3    | 35  |      |
|                              |                   | I <sub>OUT</sub> =1mA, V <sub>VIN5~7</sub> =5.5V to V <sub>OUT</sub> +1 |     | 5    | 35  |      |
|                              |                   | at 10us/V, Ta=25°C  |     | 5    | 35  |      |
|                              |                   | V <sub>LDO5~7</sub> =2.8V, V <sub>VSYS</sub> =3.8V,                     |     |      |     |      |
|                              | Load Transient    | I <sub>OUT</sub> from 1mA   |     | 40   | 80  |      |
| V <sub>TRLD LDO5~7</sub> (6) | (The absolute     | to 400mA in 10us, Ta=25°C   |     |      |     | mv   |
| V TRLD_LDO5~7(*)             | value of the      | V <sub>LDO5~7</sub> =2.8V, V <sub>VSYS</sub> =3.8V,                     |     |      |     | mv   |
|                              | output change)    | I <sub>OUT</sub> from 400mA to 1mA in 10us,                             |     | 40   | 80  |      |
|                              |                   | Ta=25°C   |     |      |     |      |
| 10,00 5 7 1010               |                   | Only LDO5 or LDO6 or LDO7 on,   |     | 30   | 55  | uA   |
| IQ <sub>LDO=5~7_</sub> vsys  |                   | no load. Total current on VSYS  |     | 30   | 55  | uA   |
|                              | Quiescent Current | Only LDO5 or LDO6 or LDO7 on,   |     |      |     |      |
| IQ <sub>LDO=5~7_VIN</sub>    |                   | no load. Total current on   |     | 14   | 30  | uA   |
|                              |                   | VIN5/VIN6/VIN7  |     |      |     |      |
| lo 055 1505 5                | VIN5~7 Standby    | Vvsys=Vvin5~7=3.8V, Vreset_n=0V   |     | 0.1  | 1   | uA   |
| IQ_OFF_LDO5~7                | Current           | or Shutdown by I <sup>2</sup> C   |     | U. I | '   | uA   |

### **Electrical Characteristics (Continued)**

 $(Unless \ otherwise \ noted, \ V_{VIN12} = V_{LDO1/2} + 0.25V, \ V_{VSYS} = (V_{LDO1/2} + 1.6V) \ or \ 2.7V \ whichever \ greater, \ I_{OUT} = 1mA, \\ C_{VIN12} = 10\mu F, \ C_{VSYS} = C_{VIN34} = C_{VIN5} = C_{VIN6} = C_{VIN7} = 1uF, \ C_{LDO1} = C_{LDO2} = 10\mu F, \ C_{LDO3} = C_{LDO4} = C_{LDO5} = C_{LDO6} = C_{LDO7} = 1\mu F, \ C_{VREF} = 0.1\mu F, \ Ta = -40^{\circ}C \sim 85^{\circ}C. \ Typical \ values \ are \ at. \ Ta = 25^{\circ}C, \ V_{VSYS} = 3.8V; \ V_{VIN12} = 1.3V; \ V_{VIN34}, \\ V_{VIN5}, \ V_{VIN6}, \ V_{VIN7} = 3.8V; \ V_{LDO1/2} = 1.05V, \ V_{LDO3/4/5/6/7} = 2.8V.)$ 

| Symbol                        | Parameters  | Conditions  | Min | Тур | Max | Unit          |
|-------------------------------|---|---|-----|-----|-----|---------------|
| IOUT_LDO5~7                   | Output Current  |   | 400 |     |     | mA            |
| ILMT_LDO5~7                   | Over Current<br>Limit                                     | Default Ilimit register value,<br>V <sub>VIN5/6/7</sub> =V <sub>LDOx_VSET</sub> +1V, Ta=25°C  | 400 | 550 | 900 | mA            |
| Ishort_Ldo5~7                 | Short Current<br>Limit                                    | Default Ilimit register value,<br>V <sub>LD05~7</sub> =0V, Ta=25°C  | 20  | 45  | 80  | mA            |
| UVP LDO5~7 <sup>(10)</sup>    | OUTPUT Under<br>Voltage                                   | Falling, V <sub>OUT</sub> =2.8V<br>@V <sub>VSYS</sub> -V <sub>OUT</sub> >1.1V   |     | 80  |     | %<br>V_target |
| OVF LDO5~/                    | Protection  | Rising, V <sub>OUT</sub> =2.8V<br>@V <sub>VSYS</sub> -V <sub>OUT</sub> >1.1V  |     | 90  |     | %<br>V_target |
| TMR LDO5~7                    | LDO5~7<br>Protection<br>Timer                             | V <sub>OUT</sub> =2.8V, Time between V <sub>OUT</sub> forced to 2.2V and INIT going low   | 50  | 80  | 110 | us            |
| PSRR_LD05~7 <sup>(6)</sup>    | Power Supply Rejection Ratio                              |   | 70  | 90  | 110 | dB            |
| e <sub>N</sub> <sup>(6)</sup> | Output Noise  | 10Hz to 100kHz, I <sub>OUT</sub> =30mA,<br>V <sub>LDO5~7</sub> =2.8V,<br>V <sub>VSYS</sub> = V <sub>VIN5~7</sub> =3.8V,<br>C <sub>LDO5~7</sub> =1μF,<br>Ta=25°C |     | 10  | 100 | µVкмs         |
| RLOW_LDO5~7                   | Output<br>resistance of<br>auto discharge at<br>off state | $V_{SYS}=V_{IN5\sim7}=3.8V$ , $V_{RESET\_N}=0V$ , or Shutdown by $I^2C$ , $I_{OUT}=10mA$ , $Ta=25^{\circ}C$   | 250 | 350 | 450 | Ω             |
| Ton_ldo5~7 <sup>(6)(8)</sup>  | Output Turn-on<br>Delay Time                              | From enable to V <sub>OUT</sub> =95% of V <sub>OUT</sub> (NOM)  |     | 180 | 300 | us            |

**Note (4):** Here  $V_{VINx}$  means internal circuit can work normal. If  $V_{VINx} < V_{LDOx}$ , Output voltage follow  $V_{VINx}$  ( $I_{OUT} = 1 \text{mA}$ ), circuit is safety.

For the LDO1/2, when I<sub>OUT\_LDO1/2</sub>>800mA, (V<sub>VIN12</sub>-V<sub>LDO1/2</sub>) should be less than 0.5V.

Note (5): Here Vvsys>VuvLo\_vsys means internal control circuit can work normal. If Vvsys<2.7 or


V<sub>VSYS</sub> <V<sub>LDO1/2</sub>+1.6V, some performance parameters cannot be guaranteed.

Note (6): Guaranteed by design and characterization. not a FT item.

**Note (7):**  $V_{DROP\_LDOx}$  FT test method: test the  $V_{LDOx}$  voltage at  $V_{LDOx\_vset}$  + $V_{DROPMAX}$  with output current.

Note (8): ToN\_LDOx timing diagram shown as below(x=1~7)

**Note (9):** Since the power on process of VSYS needs a large current, the BIAS should have a current driving capacity of more than 100mA.




**Note (10):** For LDOx, if  $V_{VSYS} < V_{OUTx} + 1.1V(x=1~7)$ , the output UVP interrupt output function for LDOx can not be used. And the corresponding mask UVP interrupt bit in LDOx\_MASK(0x1C) register should be set to 1(mask LDOx UVP interrupt output function) through I2C before enable LDOx.

Recommended: Set LDOx\_MASK(0x1C) to 0x7F before enable LDOx through I2C to disable all LDO UVP interrupt output function.


### **Fast Mode I2C Specification**


| Symbol | Parameters                               | Min  | Max | Unit |
|--------|--|------|-----|------|
| t1     | SCL clock period, Recommended 50% duty.  | 0.96 |     | us   |
| t2     | Data in set-up time to SCL high          | 100  |     | ns   |
| t3     | Data out stable after SCL low            | 100  |     | ns   |
| t4     | SDA low set-up time to SCL low (start)   | 100  |     | ns   |
| t5     | SDA high hold time after SCL high (stop) | 100  |     | ns   |





### **Typical Characteristics**


 $(Unless otherwise noted, V_{VIN12}=V_{LDO1/2}+0.25V, V_{VSYS}=(V_{LDO1/2}+1.6V) \ or \ 2.7V \ whichever greater, I_{OUT}=1mA, C_{VIN12}=10\mu F, C_{VSYS}=C_{VIN34}=C_{VIN5}=C_{VIN6}=C_{VIN7}=1uF, C_{LDO1}=C_{LDO2}=10\mu F, C_{LDO3}=C_{LDO4}=C_{LDO5}=C_{LDO6}=C_{LDO7}=1\mu F, C_{VREF}=0.1\mu F, Ta=-40^{\circ}C^{85}C. \ Typical values are at. Ta=25 ^{\circ}C, V_{VSYS}=3.8V; V_{VIN12}=1.3V; V_{VIN34}, V_{VIN5}, V_{VIN6}, V_{VIN7}=3.8V; V_{LDO1/2}=1.05V, V_{LDO3/4/5/6/7}=2.8V.)$ 

















## **Application Circuits**



## **Package Dimension**



# **Tape Information**



# **Revision History and Checking Table**

| Version | Date       | Revision Item   | Modifier     | Function & Spec Checking | Package &<br>Tape<br>Checking |
|---------|------------|---|--------------|--------------------------|-------------------------------|
| 1.0     | 2020-10-22 | Original Version  | Liu Yi Guo   | Liu Yi Guo               | Liu Jia Ying                  |
| 1.1     | 2021-3-29  | Update Parameter and Note                                       | Liu Yi Guo   | Liu Yi Guo               | Liu Jia Ying                  |
| 1.2     | 2022-4-29  | Add characteristic curve  | Liu Yi Guo   | Liu Yi Guo               | Liu Jia Ying                  |
| 1.3     | 2022-5-13  | Update thermal resistance and thermal resistance test condition | Liu Yi Guo   | Liu Yi Guo               | Liu Jia Ying                  |
| 1.4     | 2022-8-4   | Update Effective<br>Output Ceramic<br>Capacitor Value           | Liu Yi Guo   | Liu Yi Guo               | Yang Xiao Xu                  |
| 1.5     | 2023-1-3   | Update Typeset  | Yang Xiao Xu | Liu Yi Guo               | Yang Xiao Xu                  |
| 1.6     | 2023-10-23 | Add Marking   | Yang Xiao Xu | Liu Yi Guo               | Yang Xiao Xu                  |
| 1.7     | 2024-12-23 | Update LDO1~7 AMR   | Yang Xiao Xu | Liu Yi Guo               | Liu Jia Ying                  |