

### ET4559 - SIM Card Interface Level Translator With

### **EMI Filter and ESD Protection**

### **General Description**

The ET4559 device is built for interfacing a SIM card with a single low-voltage 1.08V to 1.98V host side interface. The ET4559 contains three 1.62V to 3.6V level translators to convert the data, RST and CLK signals between a SIM card and a host micro controller.

The ET4559 is compliant with all ETSI, IMT-2000 and ISO-7816 SIM/Smart card interface requirements.

#### **Features**


- Supports clock speed up to 10MHz clock
- Compliant with all ETSI, IMT-2000 and ISO-7816 SIM/Smart card interface requirements
- Support SIM card supply voltages with range of 1.62V to 3.6V
- Host micro controller operating voltage range: 1.08V to 1.98V
- Automatic level translation of I/O, RST and CLK between SIM card and host side interface with capacitance isolation
- Incorporates shutdown feature for the SIM card signals according to ISO-7816-3
- Automatic enable and disable through VCCB
- Integrated pull-up and pull-down resistors: no external resistors required
- Integrated EMI filters suppress higher harmonics of digital I/Os
- Integrated 8kV ESD protection according to IEC 61000-4-2, level 4 on all SIM card contact pins
- Level shifting buffers keep ESD stress away from the host (zero-clamping concept)
- Pb-free, Restriction of Hazardous Substances (RoHS) compliant and free of halogen and antimony (Dark Green compliant)
- Part No. and Package

Part No.	Package	MSL
ET4559	FOWLP9 (1.06 mm × 1.06 mm × 0.43 mm; 0.35 mm pitch)	Level 1

#### **Applications**

- Mobile and personal phones
- Wireless modems
- SIM card terminals


# **Pin Configuration**



### **Pin Function**

Pin	Pin No.	Туре	Description
RST_HOST	A1	1	Reset input from host controller.
V <sub>CCA</sub>	A2	Supply	Supply voltage for the host controller side input/output pins (CLK_HOST, RST_HOST, IO_HOST). This pin should be bypassed with a 1µF ceramic capacitor close to the pin.
RST_SIM	A3	0	Reset output pin for the SIM card.
CLK_HOST	B1	I	Clock input from host controller.
GND	B2	Ground	Ground for the SIM card and host controller. Proper grounding and bypassing are required to meet ESD specifications.
CLK_SIM	В3	0	Clock output pin for the SIM card.
IO_HOST	C1	I/O	Host controller bidirectional data input/output. The host output must be on an open-drain driver.
Vссв	C2	Supply	SIM card supply voltage. When $V_{\text{CCB}}$ is below the $V_{\text{CCB}}$ disable, the device is disabled. This pin should be bypassed with a 1 $\mu$ F ceramic capacitor close to the pin.
IO_SIM	C3	I/O	SIM card bidirectional data input/output. The SIM card output must be on an open-drain driver.


### **Block Diagram**



### **Operation**

The ISO 7816-3 specification specifies the shutdown sequence for the SIM card signals to ensure that the card is properly disabled for power savings. Also during hot swap, the orderly shutdown of these signals helps to avoid any improper write and corruption of data.

When the  $V_{CCB}$  disable,  $V_{CCB\_DIS}$ , the shutdown sequence is initiated by powering down the RST\_SIM channel. Once the RST\_SIM channel is powered down, CLK\_SIM and IO\_SIM are powered down sequentially one-by-one. An internal pull-down resistor on the SIM pins is used to pull these channels LOW. The shutdown sequence is completed in a few microseconds.



#### **VCCB** enable

The device contains an auto-enable feature. If  $V_{CCB}$  rises above  $V_{CCB\_EN}$ , the level translator logic is enabled automatically. As soon as  $V_{CCB}$  drops below the  $V_{CCB\_DIS}$ , the SIM card side drivers and the level translator logic is disabled. Host side IO pin is configured as input with a  $4.3k\Omega$  resistor pulled up to  $V_{CCA}$ .

When the  $V_{CCB}$  drops below  $V_{CCB}$  disable voltage but is still higher than a MOS threshold (e.g. 0.8V) the pull-down NMOS in the one-directional drive will be off and NMOS controlled by CTL will be on, and the  $400\Omega$  resistor will keep the card side CLK/RST/IO low. Additionally the CLK/RST pins on both the Host and Card side have a  $400\Omega$  pull down resistor. The  $400\Omega$  resistor is used for discharge at power off and the  $100k\Omega$  resister is used for keep RST\_SIM/CLK\_SIM low when  $V_{CCB}$  below  $V_{TH}$ .




Figure 2.RST/CLK voltage level translation architecture

When  $V_{CCB\_EN} = 0$  then CTL =  $V_{CCB}$  and line is high-Z. When  $V_{CCB\_EN} = 1$  then CTL = GND and line is active.




Figure 3.10 voltage level translation architecture

When  $V_{CCB\_EN} = 0$  then CTL = VCCB and line is high-Z.

When  $V_{CCB\_EN} = 1$  then CTL = GND and line is active.

#### **EMI** filter

All input/output driver stages are equipped with EMI filters to reduce interferences towards sensitive mobile communication.

#### **ESD** protection

The device has robust ESD protections on all SIM card pins as well as on the  $V_{CCB}$  pin. The architecture prevents any stress for the host: the voltage translator discharges any stress to supply ground.

### **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Condition	าร	Min.	Max.	Unit
V <sub>CCA</sub>	Host supply voltage			GND - 0.5	2.4	V
Vccb	SIM supply voltage			GND - 0.5	4.0	V
V <sub>I</sub> (CLK_HOST)	Input voltage on pin CLK_HOST	Input signal voltage	Input signal voltage, HOST side		V <sub>CCA</sub> + 0.3	V
V <sub>I</sub> (RST_HOST)	Input voltage on pin RST_HOST	Input signal voltage	, HOST side	GND - 0.5	V <sub>CCA</sub> + 0.3	٧
V <sub>I</sub> (IO_HOST)	Input voltage on pin IO_HOST	Input signal voltage	, HOST side	GND - 0.5	V <sub>CCA</sub> + 0.3	V
V <sub>I</sub> (CLK_SIM)	Input voltage on pin CLK_SIM	Input signal voltag	e, SIM side	GND - 0.5	V <sub>CCB</sub> + 0.3	V
V <sub>I</sub> (RST_SIM)	Input voltage on pin RST_SIM	Input signal voltag	e, SIM side	GND - 0.5	V <sub>CCB</sub> + 0.3	٧
V <sub>I</sub> (IO_SIM)	Input voltage on pin IO_SIM	Input signal voltage, SIM side		GND - 0.5	V <sub>CCB</sub> + 0.3	>
T <sub>STG</sub>	Storage temperature			-65	+150	°C
TJ	Junction temperature			-40	+150	°C
T <sub>A</sub>	Ambient temperature			-40	+85	°C
		IEC 61000-4-2, level 4, all memory	Contact discharge	-8	+8	kV
	Electrostatic discharge	card- side pins, V <sub>CCB</sub> and GND	Air discharge	-15	+15	kV
V <sub>ESD</sub>	voltage	Human Body Model (HBM)  JEDEC JESD22-A114F; all pins		-2000	+2000	V
		Charge Device Mo	,	-1000	+1000	V
I <sub>LU</sub> (IO)	Input/output latch-up current	JESD 78 -0.5xV <sub>CC</sub> <v<sub>I&lt;1.5xV</v<sub>		-200	+200	mA

**Note:** All system level tests are performed with the application-specific capacitors connected to the supply pins  $V_{SUPPLY}$ ,  $V_{LDO}$  and  $V_{CCA}$ .

# ET4559

### **Electrical Characteristics**

 $(1.62 \text{V} \le \text{V}_{\text{CCB}} \le 3.6 \text{V}, \ 1.08 \text{V} \le \text{V}_{\text{CCA}} \le 1.98 \text{V}, \ T_{\text{A}} = -40 ^{\circ} \text{C to } +85 ^{\circ} \text{C.})$ 

Symbol	Parameter	Conditions	Min.	Typ.(1)	Max.	Unit	
Basic Operation							
V <sub>CCA</sub>	Supply voltage <sup>(2)</sup>		1.08		1.98	V	
Ісса	Supply	Operating mode; IO_HOST = IO_SIM=HIGH f <sub>CLK_HOST</sub> = 1MHz,		5	10	μΑ	
	current	Quiescent current; IO_HOST = V <sub>CCA</sub> , CLK_HOST = GND		0.01	1	μA	
Vccв	SIM supply voltage		1.62		3.6	V	
Іссв	SIM supply current	Operating mode; IO_HOST = IO_SIM=HIGH CLK/RST_HOST =LOW		3.7	8	μА	
Vı	Input voltage	host side Sim card side	-0.3 -0.3		V <sub>CCA</sub> +0.3	V	
Automatic	Enable Feature: V <sub>CCB</sub>		0.0		V CCB - 0.0		
Vccb_en	Device enable voltage level	V <sub>CCA</sub> ≥ 1.0V, V <sub>CCB</sub> rising edge	1.62			V	
Vccb_dis	Device disable voltage level	V <sub>CCA</sub> ≥ 1.0V, V <sub>CCB</sub> falling edge			0.80	V	
Level Shif	ter						
V <sub>IH</sub> (4)	HIGH-level	IO_HOST, RST_HOST, CLK_HOST 1.08V ≤ V <sub>CCA</sub> < 1.98V	0.65× Vcca		V <sub>CCA</sub> +0.3	٧	
	input voltage	IO_SIM	0.65 <b>×</b> V <sub>CCB</sub>		V <sub>CCB</sub> +0.3	V	
V <sub>IL</sub> (4)	LOW-level	IO_HOST, RST_HOST, CLK_HOST	-0.15		0.35× Vcca	V	
VIL <sup>(4)</sup>	input voltage	IO_SIM	-0.15		0.35× V <sub>ССВ</sub>	V	

# ET4559

# **Electrical Characteristics(Continued)**

 $(1.62 \text{V} \le \text{V}_{\text{CCB}} \le 3.6 \text{V}, \ 1.08 \text{V} \le \text{V}_{\text{CCA}} \le 1.98 \text{V}, \ T_{\text{A}} = -40 ^{\circ} \text{C to } +85 ^{\circ} \text{C.})$ 

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit		
_	Pull-up	IO_SIM connected to V <sub>CCB</sub> ,	4	5.3	7	kΩ		
R <sub>PU</sub>	resistance	IO_HOST connected to VCCA	3.3	4.3	6	kΩ		
R <sub>PD</sub>	Pull-down resistance	CLK_HOST/SIM, RST_HOST/SIM;	70	100	130	kΩ		
		RST_SIM, CLK_SIM; I <sub>OH</sub> = -1mA	0.85× V <sub>CCB</sub>		Vccв	V		
Vон	HIGH-level output voltage	IO_SIM; I <sub>OH</sub> = -20µA	0.85× V <sub>CCB</sub>		Vccв	V		
		IO_HOST; I <sub>OH</sub> = -20µA	0.85× V <sub>CCA</sub>		Vcca	V		
		RST_SIM, CLK_SIM; I <sub>OL</sub> = 1mA	0		0.115× V <sub>ССВ</sub>	mV		
VoL	LOW-level output voltage	IO_SIM; I <sub>OL</sub> = 1mA	0		0.125× V <sub>ССВ</sub>	mV		
		IO_HOST; I <sub>OL</sub> = 1mA	0		0.25× V <sub>CCA</sub>	mV		
EMI Filter								
	Series resistance <sup>(5)</sup>	IO_SIM; R1 tolerance ± 30%	-	30	-	Ω		
Rs		RST_SIM; R1 tolerance ± 30%	-	30	-	Ω		
		CLK_SIM; R1 tolerance ± 30%	-	30	ı	Ω		
		IO_SIM	-	8.5	-	pF		
Cio	Input/Output/	RST_SIM	-	8.5	-	pF		
	Capacitance <sup>(5)</sup>	CLK_SIM	-	8.5	-	pF		
F <sub>CLK</sub> = F <sub>IO</sub> :	Dynamic characteristics  F <sub>CLK</sub> = F <sub>IO</sub> = 1MHz; unless otherwise specified. Refer to Figure 4;  V <sub>CCA</sub> = 1.8V; V <sub>CCB</sub> = 3.0V; SIM card C <sub>L</sub> ≤ 30pF; host C <sub>L</sub> ≤ 10 pF							
t <sub>PD</sub>	tphL and tpLH are tp	I/O channel; SIM card		8	15	ns		
יהח	propagation delay <sup>(5)</sup>	all channels; host side to SIM card side		8	15	ns		
t <sub>T</sub>	t <sub>THL</sub> and t <sub>TLH</sub> are the transition time. <sup>(5)</sup>				10	ns		

# ET4559

### **Electrical Characteristics(Continued)**

 $(1.62V \le V_{CCB} \le 3.6V, 1.08V \le V_{CCA} \le 1.98V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C.)$ 

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
tsk(o)	Output skew time <sup>(3) (5)</sup>	between channels; IO_SIM and CLK_SIM		2		ns
Fclk	Clock frequency <sup>(5)</sup>	CLK_SIM			10	MHz
V <sub>CCA</sub> = 1.2	V; V <sub>CCB</sub> = 1.8V; SIM card	C <sub>L</sub> ≤ 30pF; host C <sub>L</sub> ≤ 10p	F			
ten	tphL and tpLh are tpD	I/O channel; SIM card side to host side		15	25 25	ns
	propagation delay <sup>(5)</sup>	all channels; host side to SIM card side		15	25	ns
t <sub>T</sub>	t <sub>THL</sub> and t <sub>TLH</sub> are the transition time. <sup>(5)</sup>				10	ns
tsk(o)	Output skew time <sup>(3)(5)</sup>	between channels; IO_SIM and CLK_SIM		2		ns
F <sub>CLK</sub>	Clock frequency <sup>(5)</sup>	CLK_SIM			10	MHz

#### Notes:

- 1) Typical values measured at 25 °C.
- 2) The voltage must not exceed 1.98 V steady state.
- 3) Skew between any two outputs of the same package switching in the same direction with same C<sub>L</sub>.
- 4) V<sub>IL</sub>, V<sub>IH</sub> depend on the individual supply voltage per interface.
- 5) Guaranteed by design Note: This parameter is guaranteed by design and characterization.

### **Timing Waveform**




Figure 4. Data Input to Data Output Propagation Delay Times


Measurement points are given in EC table.

V<sub>OL</sub> and V<sub>OH</sub> are typical output voltage levels that occur with the output load.

 $t_{PHL}$  and  $t_{PLH}$  are  $t_{PD}$  propagation delay;  $t_{THL}$  and  $t_{TLH}$  are the transition time.

Note: This electric circuit only supplies for reference.

### **Application Circuits**



#### Input/output capacitor considerations

It is recommended that a 1µF and 100nF capacitors having low Equivalent Series Resistance (ESR) are used respectively at  $V_{CCA}$  and  $V_{CCB}$  input terminals of the device. X5R and X7R type multi-layer ceramic capacitors (MLCC) are preferred because they have minimal variation in value and ESR over temperature. The maximum ESR should be <  $500m\Omega$  ( $50m\Omega$  typical).

### Layout consideration

The capacitors should be placed directly at the terminals and ground plane. It is recommended to design the PCB so that the  $V_{CCA}$  and  $V_{CCB}$  pins are bypassed with a capacitor with each ground returning to a common node at the GND pin of the device such that ground loops are minimized.


#### Level translator stage

The architecture of the device I/O channel is shown in Figure 6. The device does not require an extra input signal to control the direction of data flow from host to SIM or from SIM to host.

As a change of driving direction is just possible when both sides are in HIGH state, the control logic is recognizing the first falling edge granting it control about the other signal side.


During a rising edge signal, the non-driving output is driven by a one- shot circuit to accelerate the rising edge. In case of a communication error or some other unforeseen incident that would drive both connected sides to be drivers at the same time, the internal logic automatically prevents stuck-at situation, so both I/Os will return to HIGH level once released from being driven LOW.

The channels RST and CLK just contain single direction drivers without the holding mechanism of the I/O channel, as these are just driven from the host to the card side.



# **Package Dimension**

# FOWLP 9




### **COMMON DIMENSIONS**


OOMMON DIMENSIONS							
SYMBOL	MIN	NOM	MAX				
Α	0.377	0.430	0.483				
A1	A1 0.140		0.180				
A2	0.237	0.270	0.303				
b	0.191	0.211	0.231				
D	1.010	1.060	1.110				
E	1.010	1.060	1.110				
е	0.350BSC						

Unit: mm

# **Tape Information**



# Marking



### **Revision History and Checking Table**

Vorcion	Version Date Revision Item Modifier		Function & Spec	Package & Tape	
Version	Date	Revision item	Wounter	Checking	Checking
0.0	2024.02.26	Preliminary Version	Liu Kangsheng	Liu Kangsheng	Liujy
1.0	2024.09.18	Update package Dimension	Cao-Jiachen	Liu Kangsheng	Liujy
1.1	2025.10.14	Update EC table Icca&IccB	Wuhs	Liu Kangsheng	Liujy